ATAVRSB202 Atmel, ATAVRSB202 Datasheet - Page 151

• Manufacturer Part Number: ATAVRSB202
• Description: KIT BATT MGMT FOR ATMEGA32HVB
• Manufacturer: Atmel

Specifications of ATAVRSB202

• Main Purpose: *
• Embedded: *
• Utilized Ic / Part: *
• Primary Attributes: *
• Secondary Attributes: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

8042B–AVR–06/10
When the battery is started from a power-off condition by connecting a legal charger, SW should
determine whether to allow charging or not before enabling the C-FET. Before allowing charging
it is recommended to use the V-ADC to measure the cell temperature and cell voltages. Depend-
ing on the total cell voltage, the device should either start up in DUVR mode or in normal
charging mode with the C-FET and D-FET enabled.
• If the total cell voltage is below 4.5V, the battery should enter DUVR charging mode. This
• If the total cell voltage is above 4.5V, the battery should enter normal charging mode with both
The
charging 3 deeply discharged Li-ion cells in series using DUVR mode.
Figure 25-3. DUVR mode charging in 3-cell mode configuration
1. A charger with 12.6V charge voltage is plugged to the Pack+ pin and the
2. The ATmega16HVB/32HVB exit reset and initializes modules. To determine if charging
3. D-FET is enabled and the VFET voltage increase to the Pack+ level.
4. DUVR mode is entered by clearing the DUVRD bit in FCSR. The VFET voltage and the
5. The total cell voltage has reached the regulated VFET limit and VFET follows the cell
ensures safe operation voltage while allowing charging.
C-FET and D-FET enabled.
need to ensure to exit DUVR mode and enable the C-FET before the charger sees this
limit.
ATmega16HVB/32HVB enters reset mode. Charger should be configured with a charge
current limit (pre-charge current).
should be allowed and if DUVR mode should be entered, cell temperature and cell volt-
ages are measured by the V-ADC.
Pack+ voltage will now be regulated to approximately 4.5V.
voltage as the battery is charged.
”DUVR mode charging in 3-cell mode configuration” on page 151
14
12
10
8
6
4
2
0
1 2
3
4
5 6
ATmega16HVB/32HVB
shows an example of
7
RESET
DUVRD
CFE
DFE
PVT
Pack+
151