ATAVRSB202 Atmel, ATAVRSB202 Datasheet - Page 160

no-image

ATAVRSB202

Manufacturer Part Number
ATAVRSB202
Description
KIT BATT MGMT FOR ATMEGA32HVB
Manufacturer
Atmel
Datasheets

Specifications of ATAVRSB202

Main Purpose
*
Embedded
*
Utilized Ic / Part
*
Primary Attributes
*
Secondary Attributes
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
27.4
8042B–AVR–06/10
Multi-master Bus Systems, Arbitration and Synchronization
Figure 27-6. Typical Data Transmission
The TWI protocol allows bus systems with several masters. Special concerns have been taken
in order to ensure that transmissions will proceed as normal, even if two or more masters initiate
a transmission at the same time. Two problems arise in multi-master systems:
• An algorithm must be implemented allowing only one of the masters to complete the
• Different masters may use different SCL frequencies. A scheme must be devised to
The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from
all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one
from the master with the shortest high period. The low period of the combined clock is equal to
the low period of the master with the longest low period. Note that all masters listen to the SCL
line, effectively starting to count their SCL high and low Time-out periods when the combined
SCL line goes high or low, respectively.
Figure 27-7. SCL Synchronization between Multiple Masters
transmission. All other masters should cease transmission when they discover that they have
lost the selection process. This selection process is called arbitration. When a contending
master discovers that it has lost the arbitration process, it should immediately switch to Slave
mode to check whether it is being addressed by the winning master. The fact that multiple
masters have started transmission at the same time should not be detectable to the slaves
(i.e., the data being transferred on the bus must not be corrupted).
synchronize the serial clocks from all masters, in order to let the transmission proceed in a
lockstep fashion. This will facilitate the arbitration process.
SCL from
SCL from
Master A
Master B
SCL bus
SDA
SCL
Line
START
Addr MSB
1
2
SLA+R/W
Addr LSB
7
TA
Counting Low Period
low
R/W
8
Masters Start
TB
ACK
low
9
Data MSB
ATmega16HVB/32HVB
1
2
Data Byte
TA
Counting High Period
high
7
Masters Start
TB
Data LSB
high
8
ACK
9
STOP
160

Related parts for ATAVRSB202