M30879FLGP#U3 Renesas Electronics America, M30879FLGP#U3 Datasheet - Page 614

• Manufacturer Part Number: M30879FLGP#U3
• Description: IC M32C/87 MCU FLASH 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30879FLGP#U3

• Core Size: 16/32-Bit
• Program Memory Size: 1MB (1M x 8)
• Core Processor: M32C/80
• Speed: 32MHz
• Connectivity: CAN, EBI/EMI, I²C, IEBus, IrDA, SIO, UART/USART
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 85
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Controller Family/series: M32C
• No. Of I/o's: 85
• Ram Memory Size: 48KB
• Cpu Speed: 32MHz
• No. Of Timers: 2
• Digital Ic Case Style: LQFP
• Embedded Interface Type: CAN, I2C, UART
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Rev.
REVISION HISTORY
Date
Page
194
195
200
201
202
204
212
213
220
221
222
223
231
238
239
242
244
247
248
252
253
257
261
263
264
277
281
Serial I/O
• Figure 17.1 UART0 to UART4 Block Diagram Diagram modified
• Figure 17.2 UART5 to UART6 Block Diagram Diagram modified
• Figure 17.7 U0C0 to U6C0 Registers Note 3 added
• Figure 17.8 U0C1 to U4C1 Registers Note 1 added
• Figure 17.9 U5C1 to U6C1 Registers Value after reset modified
• Figure 17.11 U0SMR2 to U4SMR2 Registers Value after reset modified
• Table 17.4 Pin Settings in Clock Synchronous Serial I/O Mode
• Table 17.7 Pin Settings in Clock Synchronous Serial I/O Mode
• Table 17.8 Pin Settings The PS6 register settings modified
• Table 17.9 Pin Settings The PS6 register settings modified
• Table 17.13 Pin Settings in UART Mode The PSL0 register settings
• Table 17.17 Pin Settings The PS6 register settings modified
• Table 17.18 Pin Settings The PS6 register settings modified
• Figure 17.20 Transmit Operation Diagram modified
• Figure 17.21 Receive Operation Notes 1 and 2 revised
• 17.2.1 Bit Rate added
• Table 17.23 Pin Settings in I
• Table 17.25 Pin Settings The PSL3 register settings modified
• Table 17.29 Pin Settings in Special Mode 2 The PSL0 register settings
• Table 17.31 Pin Settings The PSL3 register settings modified
• 17.4.1 SSi Input Pin Function Description modified
• Table 17.32 GCI Mode Specifications Transmit/Receive Start Condition
• Table 17.34 Pin Settings in GCI Mode The PSL0 register settings deleted
• Table 17.36 Pin Settings The PSL3 register settings modified
• Table 17.39 Pin Settings in IE Mode The PSL0 register settings deleted
• Table 17.41 Pin Settings The PSL3 register settings modified
• Description in section 17.6 modified
• Table 17.44 Pin Settings in SIM Mode The PSL0 register settings deleted
• Figure 17.35 SIM Interface Operation Diagram modified
• Figure 17.40 IRCON Register Address revised, the IRTPOL and IRRPOL
A/D Converter
• Table 18.1 A/D Converter Specifications Notes 2 and 3 modified
• Figure 18.2 AD0CON0 Register Notes 3, 5, and 7 modified, note 8 added
• Figure 18.3 AD0CON1 Register Note 10 modified, note 11 and 12 added
• 18.2.8 Analog Input Pin and External Sensor Equivalent Circuit
• 18.2.8 Output Impedance of Sensor Equivalent Circuit under A/D
D/A Converter
• Figure 19.4 D/A Converter Equivalent Circuit Notes 3 and 4 modified
The PSL0 register settings modified
The PSL3 register settings modified
modified
modified
modified
modified
function revised
deleted
Conversion added
M32C/87 Group Hardware Manual
C - 3
Description
2
C Mode The PSL0 register settings
Summary