Z8F2480AN020SG Zilog, Z8F2480AN020SG Datasheet - Page 247
Z8F2480AN020SG
Manufacturer Part Number
Z8F2480AN020SG
Description
MCU 8BIT 24KB FLASH 44LQFP
Manufacturer
Zilog
Series
Encore!® XP®r
Specifications of Z8F2480AN020SG
Core Processor
Z8
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT
Number Of I /o
37
Program Memory Size
24KB (24K x 8)
Program Memory Type
FLASH
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
44-LQFP
Processor Series
Z8F248x
Core
eZ8
Data Bus Width
8 bit
Data Ram Size
2 KB
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
37
Number Of Timers
3
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 8 Channel
For Use With
770-1002 - ISP 4PORT ZILOG Z8 ENCORE! MCU269-4643 - KIT DEV Z8 ENCORE XP 28-PIN269-4630 - DEV KIT FOR Z8 ENCORE 8K/4K269-4629 - KIT DEV Z8 ENCORE XP 28-PIN269-4628 - KIT DEV Z8 ENCORE XP 8-PIN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Other names
269-4676
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8F2480AN020SG
Manufacturer:
Zilog
Quantity:
85
- Current page: 247 of 399
- Download datasheet (19Mb)
PS025011-1010
1. The software configures the controller for operation as a slave in 7-bit addressing
2. The Master initiates a transfer by sending the address byte. The SLAVE mode
3. The software responds to the interrupt by reading the I2CISTAT Register, thereby
4. SCL is released and the first data byte is shifted out.
5. After the first bit of the first data byte has been transferred, the I
6. The software responds to the transmit data interrupt (
7. After the data byte has been received by the master, the master transmits an
8. The bus cycles through
9. The software responds to the Not Acknowledge interrupt by clearing the
10. When the Master has completed the final acknowledge cycle, it asserts a
11. The Slave I
mode, as follows:
(a) Initialize the
(b) Optionally set the
(c) Initialize the
(d) Set
I
master from the slave). The I
to accept the transaction. The
causing an interrupt. The
clearing the
data byte into the I2CDATA Register. The software sets the
Register to enable transmit interrupts. When the master initiates the data transfer,
the I
the I2CDATA Register.
TDRE
data byte into the I2CDATA Register, which clears
Acknowledge instruction (or Not Acknowledge instruction if this byte is the final data
byte).
If the software has not yet loaded the next data byte when the master brings SCL Low
to transfer the most significant data bit, the slave I
the data register has been written. When a Not Acknowledge instruction is received by
the slave, the I
Not Acknowledge interrupt to be generated.
in the I2CCTL Register and by asserting the
empty the data register.
RESTART
I2CISTAT Register).
2
C controller finds an address match and detects that the R/W bit = 1 (read by the
or MASTER/SLAVE mode with 7-bit addressing.
2
C controller holds SCL Low until the software has written the first data byte to
bit, which asserts the transmit data interrupt.
IEN
condition on the bus.
2
SAM
C controller asserts the
= 1 in the I
2
C controller sets the
bit. Because
MODE
SLA[6:0]
GCE
field in the I
2
P R E L I M I N A R Y
Step 5
C Control Register. Set
RD
bit.
bits in the I
2
bit is set to 1, indicating a Read from the slave.
C controller acknowledges, indicating that it is ready
SAM
RD
to
= 1, the software responds by loading the first
Step 7
bit in the I2CISTAT Register is set to 1,
2
STOP/RESTART
NCKI
C Mode Register for either SLAVE ONLY mode
2
until the final byte has been transferred.
C Slave Address Register.
bit in the I2CISTAT Register causing the
FLUSH
NAK
2
C controller holds SCL Low until
TDRE
Z8 Encore! XP
bit of the I2CCTL Register to
= 0 in the I
TDRE
interrupt (set
.
= 1) by loading the next
TXI
Product Specification
I2C Master/Slave Controller
2
2
bit in the I2CCTL
C Control Register.
C controller sets the
SPRS
®
F1680 Series
bit in
TXI
STOP
bit
or
233
Related parts for Z8F2480AN020SG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet: