MMC2107CFCAG33 Freescale Semiconductor, MMC2107CFCAG33 Datasheet - Page 172

• Manufacturer Part Number: MMC2107CFCAG33
• Description: IC MCU 33MHZ 128K FLASH 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCorer

Specifications of MMC2107CFCAG33

• Core Processor: M210
• Core Size: 32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 72
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Processor Series: MMC2107
• Core: M-CORE
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: SCI/SPI
• Maximum Clock Frequency: 33 MHz
• Number Of Programmable I/os: 72
• Number Of Timers: 2
• Operating Supply Voltage: 0 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Cpu Family: Mcore
• Device Core: MCORE
• Device Core Size: 32b
• Frequency (max): 33MHz
• Total Internal Ram Size: 8KB
• # I/os (max): 72
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 3.6/5.5V
• Operating Supply Voltage (min): 2.7/4.5V
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Interrupt Controller Module
7.8.4.3 Interrupt Source Configuration
7.8.5 Interrupts
Technical Data
172
Source Module
10
11
12
13
14
15
0
1
2
3
4
5
6
7
8
9
ADC
SCI1
SCI2
SPI
MODF Mode fault
TDRE
RDRF
TDRE
RDRF
SPIF
IDLE
IDLE
PF1
CF1
PF2
CF2
Flag
OR
OR
TC
TC
Each module that is capable of generating an interrupt request has an
interrupt request enable/disable bit. To allow the interrupt source to be
asserted, set the local interrupt enable bit.
Once an interrupt request is asserted, the module keeps the source
asserted until the interrupt service routine performs a special sequence
to clear the interrupt flag. Clearing the flag negates the interrupt request.
The interrupt controller assigns a number to each interrupt source, as
Table 7-6
Transmit data register empty
Receive data register full
Transmit data register empty
Receive data register full
Queue 1 conversion pause
Queue 1 conversion complete Write CF1 = 0 after reading CF1 = 1
Queue 2 conversion pause
Queue 2 conversion complete Write CF2 = 0 after reading CF2 = 1
Transfer complete
Transmit complete
Receiver overrun
Receiver line idle
Transmit complete
Receiver overrun
Receiver line idle
Table 7-6. Interrupt Source Assignment
Freescale Semiconductor, Inc.
For More Information On This Product,
Source Description
shows.
Go to: www.freescale.com
Interrupt Controller Module
Write PF1 = 0 after reading PF1 = 1
Write PF2 = 0 after reading PF2 = 1
Write to SPICR1 after reading MODF = 1
Access SPIDR after reading SPIF = 1
Write SCIDRL after reading TDRE = 1
Write SCIDRL after reading TC = 1
Read SCIDRL after reading RDRF = 1
Read SCIDRL after reading OR = 1
Read SCIDRL after reading IDLE = 1
Write SCIDRL after reading TDRE = 1
Write SCIDRL after reading TC = 1
Read SCIDRL after reading RDRF = 1
Read SCIDRL after reading OR = 1
Read SCIDRL after reading IDLE = 1
Flag Clearing Mechanism
MMC2107 – Rev. 2.0
MOTOROLA