MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 604

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Universal Serial Bus Interface
24.11.4.1 Queue Head Initialization
One pair of device queue heads must be initialized for each active endpoint. To initialize a device queue
head:
24-142
Write the wMaxPacketSize field as required by the USB Chapter 9 or application specific protocol.
Write the multiplier field to 0 for control, bulk, and interrupt endpoints. For ISO endpoints, set the
multiplier to 1,2, or 3 as required bandwidth an in conjunction with the USB Chapter 9 protocol.
Note: In FS mode, the multiplier field can only be 1 for ISO endpoints.
Write the next dTD Terminate bit field to ‘1.’
Write the Active bit in the status field to ‘0.’
Write the Halt bit in the status field to ‘0.’
ENDPOINTLISTADDR
The DCD must only modify dQH if the associated endpoint is not primed
and there are no outstanding dTD's.
Up to
32 elements
Endpoint Queue Heads
Figure 24-64. Endpoint Queue Head Diagram
Endpoint QH 0 – Out
Endpoint QH 0 – In
Endpoint QH 1 – Out
MCF5253 Reference Manual, Rev. 1
NOTE
Transfer Buffer Pointer
Transfer Buffer Pointer
Transfer
Buffer
Pointer
Endpoint
Transfer
Descriptor
Transfer
Buffer
Transfer Buffer
Pointer
Transfer
Buffer
Freescale Semiconductor
Transfer
Buffer
Transfer
Buffer

Related parts for MCF5253CVM140