ATMEGA128A-ANR Atmel, ATMEGA128A-ANR Datasheet - Page 269

• Manufacturer Part Number: ATMEGA128A-ANR
• Description: IC MCU AVR 128K FLASH 64TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA128A-ANR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 128KB (64K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TQFP
• Core: AVR8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

24.14 ATmega128A Boundary-scan Order
8151H–AVR–02/11
Table 24-6.
Using this algorithm, the timing constraint on the HOLD signal constrains the TCK clock fre-
quency. As the algorithm keeps HOLD high for five steps, the TCK clock frequency has to be at
least five times the number of scan bits divided by the maximum hold time, t
Table 24-7
selected as data path. Bit 0 is the LSB; the first bit scanned in, and the first bit scanned out. The
scan order follows the pin-out order as far as possible. Therefore, the bits of Port A is scanned in
the opposite bit order of the other ports. Exceptions from the rules are the Scan chains for the
analog circuits, which constitute the most significant bits of the scan chain regardless of which
physical pin they are connected to. In
corresponds to FF1, and PXn. Pullup_enable corresponds to FF2. Bit 2, 3, 4, and 5 of Port C is
not in the scan chain, since these pins constitute the TAP pins when the JTAG is enabled.
Table 24-7.
Step
6
7
8
9
10
11
Bit Number
204
203
202
201
Actions
Verify the
COMP bit
scanned out
to be 0
Verify the
COMP bit
scanned out
to be 1
shows the Scan order between TDI and TDO when the Boundary-scan Chain is
Algorithm for Using the ADC
ATmega128A Boundary-scan Order
Signal Name
AC_IDLE
ACO
ACME
AINBG
ADCEN
1
1
1
1
1
1
DAC
0x200
0x200
0x200
0x143
0x143
0x200
Figure
MUXEN
0x08
0x08
0x08
0x08
0x08
0x08
24-5, PXn. Data corresponds to FF0, PXn. Control
Module
Comparator
HOLD
1
0
1
1
1
1
PRECH
1
1
1
1
0
1
PA3.
Data
0
0
0
0
0
0
ATmega128A
hold,max
PA3.
Control
0
0
0
0
0
0
PA3.
Pullup_
Enable
0
0
0
0
0
0
269