ATMEGA128A-ANR Atmel, ATMEGA128A-ANR Datasheet - Page 289

• Manufacturer Part Number: ATMEGA128A-ANR
• Description: IC MCU AVR 128K FLASH 64TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA128A-ANR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 128KB (64K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TQFP
• Core: AVR8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

25.9
25.9.1
8151H–AVR–02/11
Register Description
SPMCSR - Store Program Memory Control and Status Register
Table 25-8.
Notes:
The Store Program Memory Control and Status Register contains the control bits needed to con-
trol the Boot Loader operations.
• Bit 7 – SPMIE: SPM Interrupt Enable
When the SPMIE bit is written to one, and the I-bit in the Status Register is set (one), the SPM
ready interrupt will be enabled. The SPM ready Interrupt will be executed as long as the SPMEN
bit in the SPMCSR Register is cleared.
• Bit 6 – RWWSB: Read-While-Write Section Busy
When a Self-Programming (page erase or page write) operation to the RWW section is initiated,
the RWWSB will be set (one) by hardware. When the RWWSB bit is set, the RWW section can-
not be accessed. The RWWSB bit will be cleared if the RWWSRE bit is written to one after a
self-programming operation is completed. Alternatively the RWWSB bit will automatically be
cleared if a page load operation is initiated.
• Bit 5 – Res: Reserved Bit
This bit is a reserved bit in the ATmega128A and always read as zero.
Bit
Read/Write
Initial Value
PAGEMSB
ZPCMSB
ZPAGEMSB
PCPAGE
PCWORD
Variable
1. The Z-register is only 16 bits wide. Bit 16 is located in the RAMPZ register in the I/O map.
2. Z0: should be zero for all SPM commands, byte select for the (E)LPM instruction.
3. See
Z-pointer during self-programming.
SPMIE
Explanation of Different Variables Used in
Pointer
R/W
“Addressing the Flash During Self-Programming” on page 282
7
0
PC[15:7]
PC[6:0]
6
(3)
RWWSB
R
6
0
Corresponding
Z16
Z-value
R
5
–
0
Z16
Z7:Z1
Z7
(1)
(1)
:Z8
RWWSRE
R/W
4
0
Description
Most significant bit which is used to address the
words within one page (128 words in a page
requires 7 bits PC [6:0]).
Bit in Z-register that is mapped to PCMSB. Because
Z0 is not used, the ZPCMSB equals PCMSB + 1.
Bit in Z-register that is mapped to PAGEMSB.
Because Z0 is not used, the ZPAGEMSB equals
PAGEMSB + 1.
Program counter page address: Page select, for
page erase and page write
Program counter word address: Word select, for
filling temporary buffer (must be zero during page
write operation)
BLBSET
R/W
3
0
Figure 25-3
(2)
PGWRT
R/W
2
0
and the Mapping to the Z-
PGERS
ATmega128A
R/W
for details about the use of
1
0
SPMEN
R/W
0
0
SPMCSR
289