XC68HC12A0CPV8 Freescale Semiconductor, XC68HC12A0CPV8 Datasheet - Page 257

IC, 16BIT MCU, 68HC12, 8MHZ, TQFP-112

XC68HC12A0CPV8

Manufacturer Part Number
XC68HC12A0CPV8
Description
IC, 16BIT MCU, 68HC12, 8MHZ, TQFP-112
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of XC68HC12A0CPV8

Controller Family/series
68HC12
No. Of I/o's
68
Eeprom Memory Size
1KB
Ram Memory Size
2KB
Cpu Speed
8MHz
No. Of Timers
1
Core Size
16 Bit
Program Memory Size
60KB
Peripherals
ADC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PBFLG — Pulse Accumulator B Flag Register
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
RESET:
BIT 7
0
0
6
0
0
PBOVI — Pulse Accumulator B Overflow Interrupt enable
Read: any time
Write: any time
PBOVF — Pulse Accumulator B Overflow Flag
PBEN is independent from TEN. With timer disabled, the pulse
accumulator can still function unless pulse accumulator is disabled.
This bit is set when the 16-bit pulse accumulator B overflows from
$FFFF to $0000, or when 8-bit pulse accumulator 1 (PAC1) overflows
from $FF to $00.
This bit is cleared by a write to the PBFLG register with bit 1 set.
Any access to the PACN1 and PACN0 registers will clear the PBOVF
flag in this register when TFFCA bit in register TSCR($86) is set.
1 = Pulse Accumulator B system enabled. The two 8-bit pulse
0 = interrupt inhibited
1 = interrupt requested if PBOVF is set
5
0
0
accumulators PAC1 and PAC0 are cascaded to form the
PACB 16-bit pulse accumulator. When PACB in enabled, the
PACN1 and PACN0 registers contents are respectively the
high and low byte of the PACB.
PA1EN and PA0EN control bits in ICPACR ($A8) have no
effect.
Enhanced Capture Timer
4
0
0
3
0
0
2
0
0
PBOVF
1
0
Enhanced Capture Timer
BIT 0
0
0
Timer Registers
Technical Data
$00B1
257

Related parts for XC68HC12A0CPV8