XC68HC12A0CPV8 Freescale Semiconductor, XC68HC12A0CPV8 Datasheet - Page 442

IC, 16BIT MCU, 68HC12, 8MHZ, TQFP-112

XC68HC12A0CPV8

Manufacturer Part Number
XC68HC12A0CPV8
Description
IC, 16BIT MCU, 68HC12, 8MHZ, TQFP-112
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of XC68HC12A0CPV8

Controller Family/series
68HC12
No. Of I/o's
68
Eeprom Memory Size
1KB
Ram Memory Size
2KB
Cpu Speed
8MHz
No. Of Timers
1
Core Size
16 Bit
Program Memory Size
60KB
Peripherals
ADC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Appendix: Changes from MC68HC912D60
22.2.7.7 SCF bit
22.2.7.8 ATDTESTx
Technical Data
442
To ensure compatibility, the application should not rely on ongoing
conversions being aborted. Also any interrupts from the completion of an
ongoing sequence should be masked and/or handled correctly.
In SCAN mode (SCAN bit = 1 in ATDxCTL5) the Sequence Complete
Flag (SCF bit in ATDSTATx) is set after completion of each conversion
sequence. Previously it was only set at the end of the first conversion
sequence.
To ensure compatibility the application should not rely on this flag being
set only once per SCAN mode.
Reading the ATDTESTx register in nornal modes returns the value of the
Successive Approximation Register (SAR). Previously it always read as
zero.
The RST bit in the ATDTESTx register can be written in normal modes
(in order to reset the ATD). Previously it was read only.
To ensure compatibility this register should not be read or written to.
Appendix: Changes from MC68HC912D60
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor

Related parts for XC68HC12A0CPV8