LPC1857FET256,551 NXP Semiconductors, LPC1857FET256,551 Datasheet - Page 735
LPC1857FET256,551
Manufacturer Part Number
LPC1857FET256,551
Description
IC MCU 32BIT 1MB FLASH 256LBGA
Manufacturer
NXP Semiconductors
Series
LPC18xxr
Datasheets
1.LPC1830FET256551.pdf
(87 pages)
2.LPC1810FET100551.pdf
(2 pages)
3.LPC1810FET100551.pdf
(1164 pages)
Specifications of LPC1857FET256,551
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
150MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, SD/MMC, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, LCD, Motor Control PWM, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
1MB (1M x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
136K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-LBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1857FET256,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
- Current page: 735 of 1164
- Download datasheet (8Mb)
NXP Semiconductors
<Document ID>
User manual
Table 685. UART Synchronous mode control registers (SYNCCTRL - address addresses
After reset, synchronous mode is disabled. Synchronous mode allows the user to send
(synchronous master mode) or receive (synchronous slave mode) a clock with the serial
input and output data. Synchronous mode is enabled by setting the SYNC bit. The CSRC
bit can be used to switch between synchronous slave mode (logic 0) and synchronous
master mode (logic 1). The serial data can either be sampled on the rising edge (default)
or the falling edge of the serial clock. When the STARTSTOPDISABLE bit is set, the FES
bit is hardware overwritten to sample on the falling edge.
A master clock is only required to generate a clock when transmitting data. In this case,
data can only be received when data is transmitted. When the CSCEN bit is set, the clock
will always be running (during synchronous master mode only), allowing data to be
received continuously.
Note that this option should not be used in combination with STARTSTOPDISABLE
(during full-duplex communication). The continuous clock can be automatically stopped by
hardware after having received a complete character. This can be done by asserting the
CCCLR bit. This is useful in half-duplex mode, where the clock cannot be generated by
sending a character. After the reception of one character, the CSCEN bit is automatically
cleared by hardware. When another character needs to be received, the CSCEN should
be enabled again.
By default data transmission and reception performs the same in asynchronous mode and
synchronous mode. When the STARTSTOPDISABLE bit is set, no start and stop bits are
transmitted (nor are they received). This means that all bits that are send or received (a
clock is running) are data bits.
Remark: The value of the SYNCCTRL register should not be modified while
transmitting/receiving, data or data might get lost or corrupted.
Remark: The SYNCCTRL register should not be enabled in combination with the
SCICTRL register, as only asynchronous smart card is supported.
Bit
5
6
31:7
Symbol
SSSDIS
CCCLR
-
0x4008 1058 (UART0), 0x400C 1058 (UART2), 0x400C 2058 (UART3)) bit
description
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
Value
0
1
0
1
Description
Start/stop bits
Send start and stop bits as in other modes.
Do not send start/stop bits.
Continuous clock clear
CSCEN is under software control.
Hardware clears CSCEN after each character is
received.
Reserved. The value read from a reserved bit is not
defined.
Chapter 32: LPC18xx USART0_2_3
UM10430
© NXP B.V. 2011. All rights reserved.
735 of 1164
Reset
value
0
0
NA
Related parts for LPC1857FET256,551
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: