DS21Q55 Maxim Integrated Products, DS21Q55 Datasheet - Page 210

IC TXRX QUAD T1/E1/J1 SCT 256BGA

DS21Q55

Manufacturer Part Number
DS21Q55
Description
IC TXRX QUAD T1/E1/J1 SCT 256BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21Q55

Function
Transceiver
Interface
E1, J1, T1
Number Of Circuits
4
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-BGA
Includes
BERT Generator and Detector, Dual HDLC Controllers
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21Q55
Manufacturer:
DS
Quantity:
959
Part Number:
DS21Q55
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552
Manufacturer:
DS
Quantity:
7
Part Number:
DS21Q552
Manufacturer:
DALLAS
Quantity:
319
Part Number:
DS21Q552
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552BN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q554
Manufacturer:
DS
Quantity:
20
Part Number:
DS21Q554
Manufacturer:
AD
Quantity:
301
Part Number:
DS21Q554
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21Q554B+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Figure 31-7. Transmit-Side ESF Timing
Note 1: TSYNC in frame mode (IOCR1.2 = 0) and double-wide frame sync is not enabled (IOCR1.3 = 0).
Note 2: TSYNC in frame mode (IOCR1.2 = 0) and double-wide frame sync is enabled (IOCR1.3 = 1).
Note 3: TSYNC in multiframe mode (IOCR1.2 = 1).
Note 4: TLINK data (FDL bits) sampled during the F-bit time of odd frame and inserted into the outgoing T1 stream if enabled through TCR1.2.
Note 5: ZBTSI mode is enabled (T1TCR2.1 = 1).
Note 6: TLINK data (Z bits) sampled during the F-bit time of frames 1, 5, 9, 13, 17, and 21 and inserted into the outgoing stream if enabled
Figure 31-8. Transmit-Side Boundary Timing (with Elastic Store Disabled)
Note 1: TSYNC is in the output mode (IOCR1.1 = 1).
Note 2: TSYNC is in the input mode (IOCR1.1 = 0).
Note 3: TCHBLK is programmed to block channel 2.
Note 4: Shown is TLINK/TLCLK in the ESF framing mode.
TSYNC
FRAME#
TSYNC
TSYNC
TSSYNC
TLCLK
TLCLK
TLINK
through T1TCR1.2.
TLINK
TCHBLK
TCHCLK
TSYNC
TSYNC
TLCLK
TLINK
TSER
TCLK
TSIG
2
3
4
1
5
6
1
1
2
3
4
LSB
D/B
2
3
F
4
MSB
5
6
7
8
CHANNEL 1
CHANNEL 1
9 10 11 12
A
B
210 of 237
C/A
13 14 15 16 17 18 19 20 21 22 23 24 1
LSB MSB
D/B
DON'T CARE
CHANNEL 2
CHANNEL 2
A
B
C/A
LSB MSB
D/B
2
3
4
5

Related parts for DS21Q55