DS21Q55 Maxim Integrated Products, DS21Q55 Datasheet - Page 232

IC TXRX QUAD T1/E1/J1 SCT 256BGA

DS21Q55

Manufacturer Part Number
DS21Q55
Description
IC TXRX QUAD T1/E1/J1 SCT 256BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21Q55

Function
Transceiver
Interface
E1, J1, T1
Number Of Circuits
4
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-BGA
Includes
BERT Generator and Detector, Dual HDLC Controllers
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21Q55
Manufacturer:
DS
Quantity:
959
Part Number:
DS21Q55
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552
Manufacturer:
DS
Quantity:
7
Part Number:
DS21Q552
Manufacturer:
DALLAS
Quantity:
319
Part Number:
DS21Q552
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552BN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q554
Manufacturer:
DS
Quantity:
20
Part Number:
DS21Q554
Manufacturer:
AD
Quantity:
301
Part Number:
DS21Q554
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21Q554B+
Manufacturer:
MAXIM/美信
Quantity:
20 000
33.4 Transmit AC Characteristics
AC CHARACTERISTICS: TRANSMIT SIDE
(Figure
(V
TCLK Period
TCLK Pulse Width
TCLKI Period
TCLKI Pulse Width
TSYSCLK Period
TSYSCLK Pulse Width
TSYNC or TSSYNC Setup to TCLK or
TSYSCLK Falling
TSYNC or TSSYNC Pulse Width
TSER, TSIG, TDATA, TLINK, TPOSI,
TNEGI Setup to TCLK, TSYSCLK,
TCLKI Falling
TSER, TSIG, TDATA, TLINK Hold
from TCLK or TSYSCLK Falling
TPOSI, TNEGI Hold from TCLKI
Falling
TCLK, TCLKI or TSYSCLK Rise and
Fall Times
Delay TCLKO to TPOSO, TNEGO
Valid
Delay TCLK to TESO, UT-UTDO
Valid
Delay TCLK to TCHBLK, TCHCLK,
TSYNC, TLCLK
Delay TSYSCLK to TCHCLK,
TCHBLK
Note 8: TSYSCLK = 1.544MHz
Note 9: TSYSCLK = 2.048MHz
Note 10: TSYSCLK = 4.096MHz
Note 11: TSYSCLK = 8.192MHz
Note 12: TSYSCLK = 16.384MHz
DD
= 3.3V ±5%, T
33-11,
PARAMETER
Figure
A
= -40°C to +85°C for DS21Q55; V
33-12, and
Figure
33-13)
SYMBOL
t
t
t
t
R
t
t
t
t
t
t
t
t
t
t
t
t
t
t
PW
CH
HD
HD
DD
CP
CL
LH
LL
SU
SU
D1
D2
D3
LP
SP
SP
, t
F
232 of 237
DD
= 3.3V ±5%, T
(Note 8)
(Note 9)
(Note 10)
(Note 11)
(Note 12)
CONDITIONS
A
= 0°C to +70°C for DS21Q55N)
MIN
20
20
20
20
20
20
20
50
20
20
20
TYP (E1)
488 (E1)
648 (T1)
488 (E1)
648 (T1)
0.5 t
0.5 t
0.5 t
0.5 t
0.5 t
0.5 t
648
448
244
122
61
CP
CP
LP
LP
SP
SP
MAX
25
50
50
50
22
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for DS21Q55