DS21Q55 Maxim Integrated Products, DS21Q55 Datasheet - Page 53
![IC TXRX QUAD T1/E1/J1 SCT 256BGA](/photos/6/82/68222/406-256-bga_sml.jpg)
DS21Q55
Manufacturer Part Number
DS21Q55
Description
IC TXRX QUAD T1/E1/J1 SCT 256BGA
Manufacturer
Maxim Integrated Products
Datasheet
1.DS21Q55.pdf
(237 pages)
Specifications of DS21Q55
Function
Transceiver
Interface
E1, J1, T1
Number Of Circuits
4
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-BGA
Includes
BERT Generator and Detector, Dual HDLC Controllers
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS21Q552
Manufacturer:
DALLAS
Quantity:
319
Company:
Part Number:
DS21Q552BN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q554
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21Q554B+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Transmit-Side Bit 7 Zero-Suppression Enable (TB7ZS)
Bit 1/Transmit-Side ZBTSI Support Enable (TZBTSI). Allows ZBTSI information to be input on TLINK pin.
Bit 2/Transmit-Side D4 Yellow Alarm Select (TD4YM)
Bit 3/F-Bit Corruption Type 1 (FBCT1). A low-to-high transition of this bit causes the next three consecutive Ft
(D4 framing mode) or FPS (ESF framing mode) bits to be corrupted causing the remote end to experience a loss of
synchronization.
Bit 4/F-Bit Corruption Type 2 (FBCT2). Setting this bit high enables the corruption of one Ft (D4 framing mode)
or FPS (ESF framing mode) bit in every 128 Ft or FPS bits as long as the bit remains set.
Bit 5/Transmit FDL Zero-Stuffer Enable (TZSE). Set this bit to 0 if using the internal HDLC controller instead
of the legacy support for the FDL. See Section 15 for details.
Bit 6/Transmit SLC-96/Fs-Bit Insertion Enable (TSLC96). Only set this bit to a 1 in D4 framing applications.
Must be set to 1 to source the Fs pattern from the TFDL register. See Section
Bit 7/Transmit B8ZS Enable (TB8ZS)
0 = no stuffing occurs
1 = bit 7 forced to a 1 in channels with all 0s
0 = ZBTSI disabled
1 = ZBTSI enabled
0 = 0s in bit 2 of all channels
1 = a 1 in the S-bit position of frame 12
0 = zero stuffer disabled
1 = zero stuffer enabled
0 = SLC-96/Fs-bit insertion disabled
1 = SLC-96/Fs-bit insertion enabled
0 = B8ZS disabled
1 = B8ZS enabled
TB8ZS
7
0
TSLC96
T1TCR2
T1 Transmit Control Register 2
06h
6
0
TZSE
5
0
FBCT2
4
0
53 of 237
FBCT1
0
3
TD4YM
2
0
21.6
TZBTSI
1
0
for details.
TB7ZS
0
0