DS21Q55 Maxim Integrated Products, DS21Q55 Datasheet - Page 50
DS21Q55
Manufacturer Part Number
DS21Q55
Description
IC TXRX QUAD T1/E1/J1 SCT 256BGA
Manufacturer
Maxim Integrated Products
Datasheet
1.DS21Q55.pdf
(237 pages)
Specifications of DS21Q55
Function
Transceiver
Interface
E1, J1, T1
Number Of Circuits
4
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-BGA
Includes
BERT Generator and Detector, Dual HDLC Controllers
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS21Q552
Manufacturer:
DALLAS
Quantity:
319
Company:
Part Number:
DS21Q552BN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q554
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21Q554B+
Manufacturer:
MAXIM/美信
Quantity:
20 000
7. T1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS
The T1 framer portion of the DS21Q55 is configured through a set of nine control registers. Typically,
the control registers are only accessed when the system is first powered up. Once the DS21Q55 has been
initialized, the control registers only need to be accessed when there is a change in the system
configuration. There are two receive control registers (T1RCR1 and T1RCR2), two transmit control
registers (T1TCR1 and T1TCR2), and a common control register (T1CCR1). Each of these registers is
described in this section.
7.1 T1 Control Registers
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Resynchronize (RESYNC). When toggled from low to high, a resynchronization of the receive-side framer
is initiated. Must be cleared and set again for a subsequent resync.
Bit 1/Sync Enable (SYNCE)
Bit 2/Sync Time (SYNCT)
Bit 3/Sync Criteria (SYNCC)
Bits 4, 5/Out-of-Frame Select Bits (OOF2, OOF1)
Bit 6/Auto Resync Criteria (ARC)
Bit 7/Unused, must be set to 0 for proper operation
OOF2
0
0
1
1
0 = auto resync enabled
1 = auto resync disabled
0 = qualify 10 bits
1 = qualify 24 bits
In D4 Framing Mode:
0 = search for Ft pattern, then search for Fs pattern
1 = cross couple Ft and Fs pattern
In ESF Framing Mode:
0 = search for FPS pattern only
1 = search for FPS and verify with CRC6
0 = resync on OOF or RCL event
1 = resync on OOF only
—
OOF1
7
0
0
1
0
1
ARC
2/4 frame bits in error
2/5 frame bits in error
2/6 frame bits in error
2/6 frame bits in error
6
0
T1RCR1
T1 Receive Control Register 1
03h
Out-Of-Frame Criteria
OOF1
5
0
OOF2
4
0
50 of 237
SYNCC
0
3
SYNCT
2
0
SYNCE
1
0
RESYNC
0
0