DS21Q55 Maxim Integrated Products, DS21Q55 Datasheet - Page 52

• Manufacturer Part Number: DS21Q55
• Description: IC TXRX QUAD T1/E1/J1 SCT 256BGA
• Manufacturer: Maxim Integrated Products

Specifications of DS21Q55

• Function: Transceiver
• Interface: E1, J1, T1
• Number Of Circuits: 4
• Voltage - Supply: 3.14 V ~ 3.47 V
• Current - Supply: 75mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 256-BGA
• Includes: BERT Generator and Detector, Dual HDLC Controllers
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Power (watts): -

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Transmit Yellow Alarm (TYEL)
Bit 1/Transmit Blue Alarm (TBL)
Bit 2/TFDL Register Select (TFDLS)
Bit 3/Global Bit 7 Stuffing (GB7S)
Bit 4/Transmit Software Signaling Enable (TSSE).
Bit 5/Transmit CRC Pass-Through (TCPT)
Bit 6/Transmit F-Bit Pass-Through (TFPT)
Bit 7/Transmit Japanese CRC6 Enable (TJC)
0 = do not transmit yellow alarm
1 = transmit yellow alarm
0 = transmit data normally
1 = transmit an unframed all-ones code at TPOS and TNEG
0 = source FDL or Fs-bits from the internal TFDL register (legacy FDL support mode)
1 = source FDL or Fs-bits from the internal HDLC controller or the TLINK pin
0 = allow the SSIEx registers to determine which channels containing all 0s are to be bit 7 stuffed
1 = force bit 7 stuffing in all 0-byte channels regardless of how the SSIEx registers are programmed
0 = do not source signaling data from the TSx registers regardless of the SSIEx registers. The SSIEx
registers still define which channels are to have B7 stuffing
1 = source signaling data as enabled by the SSIEx registers
0 = source CRC6 bits internally
1 = CRC6 bits sampled at TSER during F-bit time
0 = F bits sourced internally
1 = F bits sampled at TSER
0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)
1 = use Japanese standard JT–G704 CRC6 calculation
TJC
7
0
TFPT
T1TCR1
T1 Transmit Control Register 1
05h
6
0
TCPT
5
0
TSSE
4
0
52 of 237
GB7S
0
3
TFDLS
preformed.
2
0
TBL
1
0
TYEL
0
0