TMP86xy92DMG Toshiba, TMP86xy92DMG Datasheet - Page 65

• Manufacturer Part Number: TMP86xy92DMG
• Manufacturer: Toshiba

Specifications of TMP86xy92DMG

• Package: SSOP30
• Rom Types (m=mask,p=otp,f=flash): M/F
• Rom Size: 16
• Ram Size: 512
• Driver Led: 8
• Driver Lcd: -
• Spi/sio Channels: 1
• Uart/sio Channels: 2
• I2c/sio Channels: 1
• High-speed Serial Output: -
• Adc 8-bit Channels: -
• Adc 10-bit Channels: 6
• Da Converter Channels: -
• Timer Counter 18-bit Channel: -
• Timer Counter 16-bit Channel: 1
• Timer Counter 8-bit Channel: 2
• Motor Channels: -
• Watchdog Timer: Y
• Dual Clock: Y
• Clock Gear: -
• Number Of I/o Ports: 24
• Power Supply (v): 4 to 5.5

5. I/O Ports
input data should be externally held until the input data is read from outside or reading should be performed several
timer before processing. Figure 5-1 shows input/output timing examples.
timing cannot be recognized from outside, so that transient input such as chattering must be processed by the program.
port.
The TMP86FH92DMG have 4 parallel input/output ports as follows.
Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external
External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This
Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O
Note:The positions of the read and write cycles may vary, depending on the instruction.
Port P0
Port P1
Port P2
Port P3
execution cycle
Data input
execution cycle
Output strobe
Data Output
nput strobe
nstruction
nstruction
Primary Function
8-bit I/O port
5-bit I/O port
3-bit I/O port
8-bit I/O port
Figure 5-1 Input/Output Timing (Example)
S0
S0
External interrupt input, Timer/Counter input/output, UART input/output, Serial
expansion interface input/output and serial PROM mode control input.
External interrupt input, divider output, UART input/output and serial bus interface
input/output
External interrupt input, STOP mode release signal input and low frequency res-
onator connection
Analog input, STOP mode release signal input and Timer/Counter input/output
Fetch cycle
Fetch cycle
S1
S1
S2
S2
Page 51
S3
S3
S0
S0
(b) Output timing
(a) nput timing
: LD A, (x)
: LD (x), A
Fetch cycle
Fetch cycle
Old
S1
S1
Secondary Functions
S2
S2
S3
S3
S0
S0
Read cycle
Write cycle
S1
S1
S2
S2
New
S3
S3
TMP86FH92DMG