mt90528ag2 Zarlink Semiconductor, mt90528ag2 Datasheet - Page 82

• Manufacturer Part Number: mt90528ag2
• Description: 28-port Primary Rate Circuit Emulation Aal1 Sar
• Manufacturer: Zarlink Semiconductor

Note: Even in normal operation, one pointer reframe will usually be reported on each SDT VC, shortly after start-
SDT Reassembly Circular Buffers
In the SDT mode of operation, TDM data is processed on a per-channel basis, rather than on a per-VC basis, as in
the UDT case. As a result, when operating in SDT mode, each channel within a VC is allocated its own SDT
Reassembly Circular Buffer in external memory.
SDT Reassembly Circular Buffers have programmable lengths (on a per-VC basis). The user may configure a VC
such that the buffers associated with the VC have lengths of 64, 128, 256, 512, or 1024 entries, based on the
configuration of the BS (Buffer Size) bits in the SDT Reassembly Control Structure for the VC. Note that all of the
buffers for a particular VC have the same size. The size of buffers selected should be influenced by the expected
CDV on a VC. For instance, if a large CDV is expected, a longer buffer would be desirable, so that there is sufficient
data to play out to the TDM bus in the period between cell arrivals.
The user can adjust the Maximum Lead field in the VC’s SDT Reassembly Control Structure to provide further
control over the CDV tolerance of the VC. The Maximum Lead field, as outlined in “SDT Reassembly Control
Structures” on page 69, is user-programmable and determines the maximum distance between the TDM module’s
read pointer and the SDT RX_SAR’s write pointer. In general, Maximum Lead should be set to a value which, when
used in combination with Buffer Size, will result in the desired CDV buffering. The setting of Maximum Lead
effectively shortens the buffer length, ensuring that there is no excessive delay between the time that data is
received at the buffer input and when it is played out on the TDM output bus. However, if Maximum Lead is not set
in accordance with the CDV of the incoming cells, it can result in the reporting of slips (underruns or overflows),
which may cause data received at the SDT Reassembly Circular Buffers to be overwritten or skipped. In general,
Maximum Lead should be set to a value calculated as follows:
Because there is no pre-defined mapping for the SDT Reassembly Circular Buffers, they can be programmed to
start anywhere in the external memory for the MT90528 device (with some restrictions, explained here). The
address of each SDT Reassembly Circular Buffer is formed as follows. A two-bit value is obtained from the
CB_BASE_ADD field of the SDT Reassembly Control Register at byte-address 2040h. These bits form the two
most significant bits of the address to external memory. The complete address is formed by concatenating these
bits with the 12-bit value obtained from a Reassembly Circular Buffer Base Address field within each SDT
Reassembly Control Structure.
The number of bits of the concatenated (i.e., 14-bit) address which are used to form the actual address to external
memory is determined by the size of the buffers selected for the VC. For instance, if 64-entry buffers are selected,
all 14 bits of the concatenated address are used. However, if 1024-entry buffers are selected, only the bottom 10
bits of the address are used. Refer to Table 19 below for more details regarding how the base addresses of the
SDT Reassembly Circular Buffers are formed.
For ease of programming, it is suggested that consecutive addresses be used. For instance, in a 3-channel VC, the
addresses configured in the Reassembly Circular Buffer Base Address fields should be set to 000h, 001h, and
Maximum Lead in bytes = desired buffer limit in bytes = 2 + (2 * CDV) / 0.125 ms, where CDV is in
up. Because the first cell received on a VC is always discarded by the SDT Fast SN Processing state
machine (as per the ITU-T I.363.1 standard), the first available pointer is always discarded. Therefore, the
SDT RX_SAR processes a minimum of 7 cells before another pointer is received. Thus, the data for the first
8-cell sequence is generally misaligned and directed toward the wrong TDM channels. When the second
pointer is received, the internal location controller is adjusted to the value contained in the received pointer
byte and, in most cases, a pointer reframe is reported.
- if the internal controller does not reach the start of the AAL1 structure during the
current cell, the P (Pointer Reframe Pending) bit of the SDT Reassembly Control
Structure is set. Ultimately, when re-synchronization does occur, the P status bit is
cleared and the Pointer Reframes statistic field in the SDT Reassembly Control
Structure is incremented.
Zarlink Semiconductor Inc.
milliseconds.
MT90528
82
Data Sheet