SC9S12XS256J1MAA FREESCALE [Freescale Semiconductor, Inc], SC9S12XS256J1MAA Datasheet - Page 252

• Manufacturer Part Number: SC9S12XS256J1MAA
• Description: HCS12 Microcontrollers
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

S12XE Clocks and Reset Generator (S12XECRGV1)
8.4.1.2
The clock generator creates the clocks used in the MCU (see
top of the individual clock gates indicates the dependencies of different modes (STOP, WAIT) and the
setting of the respective configuration bits.
The peripheral modules use the Bus Clock. Some peripheral modules also use the Oscillator Clock. If the
MCU enters Self Clock Mode (see
to PLLCLK running at its minimum frequency f
the ECLK pin. The Core Clock signal is the clock for the CPU. The Core Clock is twice the Bus Clock. But
note that a CPU cycle corresponds to one Bus Clock.
IPLL clock mode is selected with PLLSEL bit in the CLKSEL register. When selected, the IPLL output clock
drives SYSCLK for the main system including the CPU and peripherals. The IPLL cannot be turned off by
clearing the PLLON bit, if the IPLL clock is selected. When PLLSEL is changed, it takes a maximum of 4
OSCCLK plus 4 PLLCLK cycles to make the transition. During the transition, all clocks freeze and CPU
activity ceases.
252
EXTAL
XTAL
Condition
OSCILLATOR
Gating
System Clocks Generator
LOOP (IIPLL)
= Clock Gate
PHASE
LOCK
OSCCLK
PLLCLK
Monitor
Clock
S12XS Family Reference Manual, Rev. 1.09
Figure 8-16. System Clocks Generator
Section 8.4.2.2, “Self Clock
PLLSEL or SCM
1
0
1
0
SCM
SCM
STOP(PSTP, PCE),
STOP(PSTP, PRE),
WAIT(COPWAI),
WAIT(RTIWAI),
COP ENABLE
RTI ENABLE
. The Bus Clock is used to generate the clock visible at
SYSCLK
STOP
Figure
STOP
Mode”) Oscillator clock source is switched
8-16). The gating condition placed on
÷2
CLOCK PHASE
GENERATOR
COP
RTI
Freescale Semiconductor
Core Clock
Bus Clock
Oscillator
Clock