AT86RF212-ZU Atmel, AT86RF212-ZU Datasheet - Page 58

• Manufacturer Part Number: AT86RF212-ZU
• Description: IC TXRX ZIGBE/802.15.4/ISM 32QFN
• Manufacturer: Atmel

Specifications of AT86RF212-ZU

• Frequency: 700MHz, 800MHz, 900MHz
• Data Rate - Maximum: 250kbps
• Modulation Or Protocol: 802.15.4 Zigbee, 6LoWPAN, ISM
• Applications: ISM, ZigBee™
• Power - Output: 10dBm
• Sensitivity: -110dBm
• Voltage - Supply: 1.8 V ~ 3.6 V
• Current - Receiving: 9.2mA
• Current - Transmitting: 25mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
• Number Of Receivers: 1
• Number Of Transmitters: 1
• Wireless Frequency: 769 MHz to 935 MHz
• Interface Type: SPI
• Noise Figure: 7 dB
• Output Power: 21 dB
• Operating Supply Voltage: 1.8 V, 3 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Maximum Supply Current: 25 mA
• Minimum Operating Temperature: - 40 C
• Modulation: OQPSK
• Protocol Supported: 802.15.4
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Industrial
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Figure 5-13. Exemplary Timing of a TX_ARET Transaction (without Pending Data Bit set in ACK Frame)
5.2.5 Interrupt Handling
58
AT86RF212
After that, the AT86RF212 switches to receive mode and expects an acknowledgement
response, which is indicated by register subfield TRAC_STATUS (register 0x02,
TRX_STATE) set to SUCCESS_WAIT_FOR_ACK. After a period of aTurnaroundTime
+ aUnitBackoff, the transmission of the ACK frame must have started. During the entire
transaction, including frame transmit, wait for ACK, and ACK receive, the radio
transceiver status register TRX_STATUS (register 0x01, TRX_STATUS) signals
BUSY_TX_ARET.
A successful reception of the acknowledgment frame is indicated by interrupt IRQ_3
(TRX_END). The status register TRX_STATUS (register 0x01, TRX_STATUS) changes
back to TX_ARET_ON. At the same time, register TRAC_STATUS changes to
SUCCESS or to SUCCESS_DATA_PENDING if the “Frame Pending” subfield of the
acknowledgment frame was set to 1.
The interrupt handling in the Extended Operating Mode is similar to the Basic Operating
Mode. Interrupts can be enabled by setting the appropriate bit in register 0x0E
(IRQ_MASK).
For RX_AACK and TX_ARET, the following interrupts inform about the status of a
frame reception and transmission:
• IRQ_2 (RX_START)
• IRQ_3 (TRX_END)
• IRQ_5 (AMI)
For RX_AACK mode, it is recommended to enable only interrupt IRQ_3 (TRX_END).
This interrupt is issued only if the Frame Filter (see section 6.2) reports a matching
address and the FCS is valid (see section 6.3). The usage of other interrupts is
optional.
On reception of a frame, the RX_START interrupt indicates the detection of a correct
synchronization header (SHR) and a non-zero PHY header (PHR). This interrupt is
issued after the PHR. AMI indicates address match, refer to filter rules in section 6.2.
8168C-MCU Wireless-02/10