NH82810 S L7XK Intel, NH82810 S L7XK Datasheet - Page 18

• Manufacturer Part Number: NH82810 S L7XK
• Manufacturer: Intel

Specifications of NH82810 S L7XK

• Lead Free Status / RoHS Status: Compliant

Intel
2.1.
18
®
82810E (GMCH)
Host Interface Signals
CPURST#
HA[31:3]#
HD[63:0]#
ADS#
BNR#
BPRI#
DBSY#
DEFER#
DRDY#
HIT#
HITM#
HLOCK#
HREQ[4:0]#
HTRDY#
Signal Name
O
AGTL+
I/O
AGTL+
I/O
AGTL+
I/O
AGTL+
I/O
AGTL+
O
AGTL+
I/O
AGTL+
O
AGTL+
I/O
AGTL+
I/O
AGTL+
I/O
AGTL+
I
AGTL+
I/O
AGTL+
I/O
AGTL+
Type
CPU Reset. The GMCH asserts CPURST# while RESET# (PCIRST# from ICH) is
asserted and for approximately 1 ms after RESET# is deasserted. The GMCH also
pulses CPURST# for approximately 1ms when requested via a hub interface special
cycle. The CPURST# allows the processor to begin execution in a known state.
Host Address Bus: HA[31:3]# connect to the processor address bus. During
processor cycles, HA[31:3]# are inputs. The GMCH drives HA[31:3]# during snoop
cycles on behalf of Primary PCI. Note that the address bus is inverted on the
processor bus.
Host Data: These signals are connected to the processor data bus. Note that the
data signals are inverted on the processor bus.
Address Strobe: The processor bus owner asserts ADS# to indicate the first of two
cycles of a request phase.
Block Next Request: Used to block the current request bus owner from issuing a
new request. This signal is used to dynamically control the processor bus pipeline
depth.
Priority Agent Bus Request: The GMCH is the only Priority Agent on the
processor bus. It asserts this signal to obtain the ownership of the address bus.
This signal has priority over symmetric bus requests and will cause the current
symmetric owner to stop issuing new transactions unless the HLOCK# signal was
asserted.
Data Bus Busy: Used by the data bus owner to hold the data bus for transfers
requiring more than one cycle.
Defer: The GMCH generates a deferred response as defined by the rules of the
GMCH dynamic defer policy. The GMCH also uses the DEFER# signal to indicate a
processor retry response.
Data Ready: Asserted for each cycle that data is transferred.
Hit: Indicates that a caching agent holds an unmodified version of the requested
line. Also driven in conjunction with HITM# by the target to extend the snoop
window.
Hit Modified: Indicates that a caching agent holds a modified version of the
requested line and that this agent assumes responsibility for providing the line.
HITM# is also driven in conjunction with HIT# to extend the snoop window.
Host Lock: All processor bus cycles sampled with the assertion of HLOCK# and
ADS#, until the negation of HLOCK# must be atomic (i.e., no hub interface or
GMCH graphics snoopable access to DRAM is allowed when HLOCK# is asserted
by the processor).
Host Request Command: Asserted during both clocks of request phase. In the
first clock, the signals define the transaction type to a level of detail that is sufficient
to begin a snoop request. In the second clock, the signals carry additional
information to define the complete transaction type.
The transactions supported by the GMCH are defined in Section 4.21, “Host
Interface”.
Host Target Ready: Indicates that the target of the processor transaction is able to
enter the data transfer phase.
Description
Datasheet
R