ATmega16U2 Atmel Corporation, ATmega16U2 Datasheet - Page 201

no-image

ATmega16U2

Manufacturer Part Number
ATmega16U2
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega16U2

Flash (kbytes)
16 Kbytes
Pin Count
32
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
22
Ext Interrupts
21
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
2
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
5
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA16U2
Manufacturer:
ATMEL
Quantity:
853
Part Number:
ATMEGA16U2
Manufacturer:
ST
0
Part Number:
ATmega16U2-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega16U2-MU
Manufacturer:
RALINK
Quantity:
2 400
Company:
Part Number:
ATmega16U2-MU
Quantity:
250
21.10 Remote Wake-up
21.11 STALL request
21.11.1
7799D–AVR–11/10
Special consideration for Control Endpoints
The Remote Wake-up (or upstream resume) request is the only operation allowed to be sent by
the device on its own initiative. Anyway, to do that, the device should first have received a
DEVICE_REMOTE_WAKEUP request from the host.
For each endpoint, the STALL management is performed using 2 bits:
To send a STALL handshake at the next request, the STALLRQ request bit has to be set. All fol-
lowing requests will be handshak’ed with a STALL until the STALLRQC bit is set.
Setting STALLRQC automatically clears the STALLRQ bit. The STALLRQC bit is also immedi-
ately cleared by hardware after being set by software. Thus, the firmware will never read this bit
as set.
Each time the STALL handshake is sent, the STALLEDI flag is set by the USB controller and the
EPINTx interrupt will be triggered (if enabled).
The incoming packets will be discarded (RXOUTI and RWAL will not be set).
The host will then send a command to reset the STALL: the firmware just has to set the STALL-
RQC bit and to reset the endpoint.
A SETUP request is always ACK’ed.
If a STALL request is set for a Control Endpoint and if a SETUP request occurs, the SETUP
request has to be ACK’ed and the STALLRQ request and STALLEDI sent flags are automati-
cally reset (RXSETUPI set, TXIN cleared, STALLED cleared, TXINI cleared...).
This management simplifies the enumeration process management. If a command is not sup-
ported or contains an error, the firmware set the STALL request flag and can return to the main
task, waiting for the next SETUP request.
T h i s f u n c t i o n i s c o m p l i a n t w i t h t h e C h a p t e r 8 test that sen d s extra status for a
GET_DESCRIPTOR. The firmware sets the STALL request just after receiving the status. All
extra status will be automatically STALL’ed until the next SETUP request.
• First, the USB controller must have detected the “suspend” state of the line: the remote
• The firmware has then the ability to set RMWKUP to send the “upstream resume” stream.
• When the controller starts to send the “upstream resume”, the UPRSMI flag is set and
• RMWKUP is automatically cleared by hardware at the end of the “upstream resume”.
• After that, if the controller detects a good “End Of Resume” signal from the host, an EORSMI
wake-up can only be sent if the SUSPI bit is set.
This will automatically be done by the controller after 5ms of inactivity on the USB line.
interrupt is triggered (if enabled). If SUSPI was set, SUSPI is cleared by hardware.
interrupt is triggered (if enabled).
– STALLRQ (enable stall request)
– STALLRQC (disable stall request)
– STALLEDI (stall sent interrupt)
ATmega8U2/16U2/32U2
201

Related parts for ATmega16U2