DS3184DK Maxim Integrated Products, DS3184DK Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS3184DK
Manufacturer Part Number
DS3184DK
Description
KIT DEMO FOR DS3184
Manufacturer
Maxim Integrated Products
Datasheet
1.DS3184DK.pdf
(400 pages)
Specifications of DS3184DK
Main Purpose
Telecom, ATM / Packet PHYs
Utilized Ic / Part
DS3184
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
- Current page: 6 of 400
- Download datasheet (4Mb)
11 OVERALL REGISTER MAP
12 REGISTER MAPS AND DESCRIPTIONS
10.15 BERT.........................................................................................................................................193
10.16 L
12.1 R
12.2 G
12.3 UTOPIA/POS-PHY S
12.4 P
12.5 BERT.........................................................................................................................................242
12.6 B3ZS/HDB3 L
12.7 HDLC.........................................................................................................................................256
12.8 FEAC C
12.9 T
12.10 DS3/E3 F
10.14.2 Features ............................................................................................................................................. 190
10.14.3 B3ZS/HDB3 Encoder ......................................................................................................................... 190
10.14.4 Transmit Line Interface ...................................................................................................................... 191
10.14.5 Receive Line Interface ....................................................................................................................... 191
10.14.6 B3ZS/HDB3 Decoder ......................................................................................................................... 191
10.15.1 General Description ........................................................................................................................... 193
10.15.2 Features ............................................................................................................................................. 193
10.15.3 Configuration and Monitoring............................................................................................................. 193
10.15.4 Receive Pattern Detection ................................................................................................................. 194
10.15.5 Transmit Pattern Generation.............................................................................................................. 196
10.16.1 General Description ........................................................................................................................... 197
10.16.2 Features ............................................................................................................................................. 197
10.16.3 Detailed Description ........................................................................................................................... 198
10.16.4 Transmitter ......................................................................................................................................... 198
10.16.5 Receiver ............................................................................................................................................. 199
12.1.1 Global Register Bit Map ..................................................................................................................... 204
12.1.2 HDLC Register Bit Map...................................................................................................................... 207
12.1.3 T3 Register Bit Map ........................................................................................................................... 209
12.1.4 E3 G.751 Register Bit Map ................................................................................................................ 210
12.1.5 E3 G.832 Register Bit Map ................................................................................................................ 211
12.1.6 Clear-Channel Register Bit Map ........................................................................................................ 212
12.1.7 Fractional Register Bit Map................................................................................................................ 212
12.1.8 Transmit Cell Processor Bit Map ....................................................................................................... 215
12.1.9 Transmit Packet Processor Bit Map................................................................................................... 216
12.2.1 Register Bit Descriptions.................................................................................................................... 219
12.3.1 Transmit System Interface ................................................................................................................. 227
12.3.2 Receive System Interface Register Map............................................................................................ 229
12.4.1 Per-Port Common Register Map........................................................................................................ 231
12.4.2 Per-Port Common Register Bit Descriptions...................................................................................... 231
12.5.1 BERT Register Map ........................................................................................................................... 242
12.5.2 BERT Register Bit Descriptions ......................................................................................................... 242
12.6.1 Transmit Side Line Encoder/Decoder Register Map ......................................................................... 251
12.6.2 Receive Side Line Encoder/Decoder Register Map .......................................................................... 252
12.7.1 HDLC Transmit Side Register Map.................................................................................................... 256
12.7.2 HDLC Receive Side Register Map..................................................................................................... 260
12.8.1 FEAC Transmit Side Register Map.................................................................................................... 264
12.8.2 FEAC Receive Side Register Map..................................................................................................... 267
12.9.1 Trail Trace Transmit Side................................................................................................................... 270
12.9.2 Trail Trace Receive Side Register Map ............................................................................................. 272
12.10.1 Transmit DS3 ..................................................................................................................................... 276
12.10.2 Receive DS3 Register Map................................................................................................................ 279
12.10.3 Transmit G.751 E3 ............................................................................................................................. 289
INE
RAIL
ER
EGISTERS
LOBAL
-P
I
NTERFACE
T
ORT
RACE
R
ONTROLLER
EGISTERS
RAMER
C
B
OMMON
IT
..............................................................................................................................270
INE
M
U
........................................................................................................................276
APS
NIT
E
NCODER
....................................................................................................................219
...................................................................................................................231
...................................................................................................................264
(LIU).........................................................................................................197
.................................................................................................................204
YSTEM
/D
I
NTERFACE
ECODER
.......................................................................................251
.....................................................................................227
6
202
204
Related parts for DS3184DK
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DS3184](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
IC QUAD ATM/PACKET PHY 400-PBGA
Manufacturer:
Maxim Integrated Products
![DS3184+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
IC PACKET PHY W/LIU 400-CSBGA
Manufacturer:
Maxim Integrated Products
![MAX7528KCWP](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
MAX7528KCWPMaxim Integrated Products [CMOS Dual 8-Bit Buffered Multiplying DACs]
Manufacturer:
Maxim Integrated Products
Datasheet:
![MAX3261CCJ](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Single +5V, fully integrated, 1.25Gbps laser diode driver.
Manufacturer:
Maxim Integrated Products
Datasheet:
![MAX3263CAG](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Single +5V, fully integrated, 155Mbps laser diode driver.
Manufacturer:
Maxim Integrated Products
Datasheet:
![MAX8809AETL+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
VRD11/VRD10, K8 Rev F 2/3/4-Phase PWM Controllers with Integrated Dual MOSFET Drivers
Manufacturer:
Maxim Integrated Products
Datasheet:
![MAX1535CETJ+T](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Highly Integrated Level 2 SMBus Battery Chargers
Manufacturer:
Maxim Integrated Products
Datasheet:
![DS2741N+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Current Monitor and Accumulator with Integrated Sense Resistor; ; Temperature Range: -40°C to +85°C
Manufacturer:
Maxim Integrated Products
![MAX13450EAUD+T](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
TSSOP 14/A/RS-485 Transceivers with Integrated 100O/120O Termination Resis
Manufacturer:
Maxim Integrated Products
![MAX13451EAUD+T](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
TSSOP 14/A/RS-485 Transceivers with Integrated 100O/120O Termination Resis
Manufacturer:
Maxim Integrated Products
![MAX17497BATE+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
QFN 16/A/AC-DC and DC-DC Peak-Current-Mode Converters with Integrated Step
Manufacturer:
Maxim Integrated Products
![MAX17502FATB+T](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
TDFN/A/65V, 1A, 600KHZ, SYNCHRONOUS STEP-DOWN REGULATOR WITH INTEGRATED SWI
Manufacturer:
Maxim Integrated Products
![MAX1978EVKIT](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Integrated Temperature Controller f
Manufacturer:
Maxim Integrated Products
![MAX2606EUT+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
SOT23-6/I/45MHz to 650MHz, Integrated IF VCOs with Differential Output
Manufacturer:
Maxim Integrated Products
![MAX2608EUT+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
SOT23-6/I/45MHz to 650MHz, Integrated IF VCOs with Differential Output
Manufacturer:
Maxim Integrated Products