DS3184DK Maxim Integrated Products, DS3184DK Datasheet - Page 83

• Manufacturer Part Number: DS3184DK
• Description: KIT DEMO FOR DS3184
• Manufacturer: Maxim Integrated Products

Specifications of DS3184DK

• Main Purpose: Telecom, ATM / Packet PHYs
• Utilized Ic / Part: DS3184
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Figure 8-36. POS-PHY Level 2 Transmit Multiple Packet Transfer to Different PHY Ports
(polled status mode)
Figure 8-37
2, the POS device polls PHY port 'N'. On clock edge 3, PHY port 'N' indicates to the POS device that it has a block
of packet data or an end of packet ready for transfer by asserting RPXA. On clock edge 4, the POS device selects
PHY port 'N'. On clock edge 5, the POS device indicates to PHY port 'N' that it is ready to accept a block of packet
data by placing its address on RADR and asserting REN. On clock edge 6, PHY port 'N' starts packet transfer by
asserting RVAL, placing the first byte of the packet on RDATA, and asserting RSOX to indicate that this is the first
transfer of the packet. On clock edge 7, PHY port 'N' deasserts RSOX as it leaves RVAL asserted and continues to
place additional bytes of the packet on RDATA. On clock edge 14, PHY port 'N' places the last byte of the packet
on RDATA, and asserts REOP to indicate that this is the last transfer of the packet. On clock edge 15, PHY port 'N'
deasserts RVAL and REOP ending the packet transfer process. On clock edge 16, the POS device deasserts REN
and selects PHY port 'P'. On clock edge 17, PHY port 'N' tri-states its RVAL, RDATA, RSOX, REOP, and RERR
outputs and the POS device indicates to PHY port 'P' that it is ready to accept a block of packet data by placing its
address on RADR and asserting REN. On clock edge 18, PHY port 'P' starts packet transfer by asserting RVAL,
placing the first byte of the packet on RDATA, and asserting RSOX to indicate that this is the first transfer of the
packet. On clock edge 19, PHY port 'P' deasserts RSOX as it leaves RVAL asserted and continues to place
additional bytes of the packet on RDATA. While this example shows a different PHY port ('P') being selected for the
next packet transfer, the timing is identical if the same PHY port ('N') is chosen for the next packet transfer.
Transfer
To PHY
TADR
TSOX
TEOP
TERR
TPXA
TSPA
TDAT
TCLK
TEN
shows a multidevice receive interface in packet transfer mode multiple packet transfer. On clock edge
1
1F
M
X
2
N
X
3
1F
N
X
4
N
X
5
1F
P1
N
6
P2
O
7
1F
P3
O
…
…
8
N
9
P62
1F
83
L
10
P63
M
11
P64
1F
M
12
M
X
13
1F
P1
M
14
P2
N
15
1F
P3
N
16
M
P4
O
17
1F
P5
O
18
P6
P
19
1F
P7
P
20
P8
L