MCF5407AI220 Freescale Semiconductor, MCF5407AI220 Datasheet - Page 41

• Manufacturer Part Number: MCF5407AI220
• Description: IC MPU 32B 220MHZ COLDF 208-FQFP
• Manufacturer: Freescale Semiconductor
• Series: MCF540xr

Specifications of MCF5407AI220

• Core Processor: Coldfire V4
• Core Size: 32-Bit
• Speed: 220MHz
• Connectivity: EBI/EMI, I²C, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 208-FQFP
• Maximum Clock Frequency: 220 MHz
• Operating Supply Voltage: 1.8 V, 3.3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: 0 C
• Program Memory Size: 24KB
• Cpu Speed: 220MHz
• Embedded Interface Type: I2C, UART
• Digital Ic Case Style: FQFP
• No. Of Pins: 208
• Supply Voltage Range: 3.3V
• Rohs Compliant: Yes
• For Use With: M5407C3 - KIT EVAL FOR MCF5407 W/ETHERNET
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Terminology and Notational Conventions
Table ii shows notational conventions used throughout this document.
POR
PQFP
RISC
Rx
SIM
SOF
TAP
TTL
Tx
UART
Instruction
Dy,Dx
Ry,Rx
Ay,Ax
Term
Rm
Rw
An
Dn
Rc
Rn
cc
Xi
Table i. Acronyms and Abbreviated Terms (Continued)
Logical condition (example: NE for not equal)
Any address register n (example: A3 is address register 3)
Source and destination address registers, respectively
Any data register n (example: D5 is data register 5)
Source and destination data registers, respectively
Any control register (example VBR is the vector base register)
MAC registers (ACC, MAC, MASK)
Any address or data register
Destination register w (used for MAC instructions only)
Any source and destination registers, respectively
index register i (can be an address or data register: Ai, Di)
Power-on reset
Plastic quad flat pack
Reduced instruction set computing
Receive
System integration module
Start of frame
Test access port
Transistor-to-transistor logic
Transmit
Universal asynchronous/synchronous receiver transmitter
Table ii Notational Conventions
Register Specifications
About This Book
Opcode Wildcard
Operand Syntax
Meaning
Terminology and Notational Conventions
xli