MCIMX535DVV1C Freescale Semiconductor, MCIMX535DVV1C Datasheet - Page 73

no-image

MCIMX535DVV1C

Manufacturer Part Number
MCIMX535DVV1C
Description
IMX53 REV 2.1 COMM
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MCIMX535DVV1C

Rohs Compliant
YES
Core Size
32bit
Program Memory Size
288KB
Cpu Speed
1GHz
Digital Ic Case Style
BGA
No. Of Pins
529
Supply Voltage Range
1.25V To 1.35V
Operating Temperature Range
-20°C To +85°C
Msl
MSL 3 - 168 Hours
Embedded Interface Type
I2C, SPI, UART
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX535DVV1C
Manufacturer:
LRC
Quantity:
21 000
Part Number:
MCIMX535DVV1C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX535DVV1C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX535DVV1CR2
Manufacturer:
FREESCALE
Quantity:
556
1
2
3
4
5
6
7
Freescale Semiconductor
No.
86
96
97
87
89
90
91
95
VCORE_VDD= 1.00 +- 0.10V
i ck = internal clock
x ck = external clock
i ck a = internal clock, asynchronous mode
(asynchronous implies that SCKT and SCKR are two different clocks)
i ck s = internal clock, synchronous mode
(synchronous implies that SCKT and SCKR are the same clock)
bl = bit length
wl = word length
wr = word length relative
SCKT(SCKT pin) = transmit clock
SCKR(SCKR pin) = receive clock
FST(FST pin) = transmit frame sync
FSR(FSR pin) = receive frame sync
HCKT(HCKT pin) = transmit high frequency clock
HCKR(HCKR pin) = receive high frequency clock
For the internal clock, the external clock cycle is defined by Icyc and the ESAI control register.
The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync
signal waveform, but it spreads from one serial clock before the first bit clock (like the bit length frame sync signal), until the
second-to-last bit clock of the first word in the frame.
Periodically sampled and not 100% tested.
Tj = -40C to 125C
CL=50pF
SCKT rising edge to data out valid
SCKT rising edge to data out high impedance
FST input (bl, wr) setup time before SCKT falling edge
FST input (wl) setup time before SCKT falling edge
FST input hold time after SCKT falling edge
HCKR/HCKT clock cycle
HCKT input rising edge to SCKT output
HCKR input rising edge to SCKR output
Table 49. Enhanced Serial Audio Interface (ESAI) Timing (continued)
Characteristics
i.MX53xD Applications Processors for Consumer Products, Rev. 3
1
2,3
77
6
Symbol
Expression
2 x T
C
3
18.0
18.0
Min
2.0
2.0
4.0
5.0
15
Electrical Characteristics
Max
18.0
13.0
21.0
16.0
18.0
18.0
Condition
x ck
x ck
x ck
x ck
x ck
i ck
i ck
i ck
i ck
i ck
4
Unit
ns
ns
ns
ns
ns
ns
ns
ns
73

Related parts for MCIMX535DVV1C