EP1S20F484C6N Altera, EP1S20F484C6N Datasheet - Page 804

IC STRATIX FPGA 20K LE 484-FBGA

EP1S20F484C6N

Manufacturer Part Number
EP1S20F484C6N
Description
IC STRATIX FPGA 20K LE 484-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S20F484C6N

Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
361
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S20F484C6N
Manufacturer:
ALTERA
Quantity:
534
Part Number:
EP1S20F484C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F484C6N
Manufacturer:
ALTERA
0
Using Enhanced Configuration Devices
12–26
Stratix Device Handbook, Volume 2
3.
4.
5.
6.
7.
8.
9.
10. Click OK to generate initial programming and memory map files.
Select the enhanced configuration device (EPC4, EPC8, EPC16), and
the mode used (1-bit Passive Serial or Fast Passive Parallel). Only
during the initial programming file generation can you specify the
Options, Configuration device, or Mode settings. While generating
the partial programming file, all of these settings are grayed out and
inaccessible.
In the Input files to convert box, highlight SOF Data at Page 0 and
click Add File. Select input SOF file(s) for this configuration page
and insert them.
Repeat Step 4 for the Page 1 application configuration page.
For enabling block addressing, select the SOF Data entry for Page 1,
and click Properties. This opens the SOF Data Properties dialog
box (see
Pick Block from the Address Mode drop down selection, and enter
32-bit Hexadecimal byte address for block Starting Address and
Ending Address. Note that for partial programming support, the
block start and end addresses should be aligned to a flash sector
boundary. This prevents two configuration pages from overlapping
within the same flash boundary. See the flash memory datasheet for
data sector boundary information. Click OK to save SOF data
properties.
Check the Memory Map File box to generate a memory map output
file that specifies the start/end addresses of each configuration page
and user data blocks.
Save the CPF setup (optionally), by selecting Save Conversion
Setup… and specifying a name for the COF output file.
Figure
12–15).
Altera Corporation
September 2004

Related parts for EP1S20F484C6N