EP1S30F780I6N Altera, EP1S30F780I6N Datasheet - Page 109

IC STRATIX FPGA 30K LE 780-FBGA

EP1S30F780I6N

Manufacturer Part Number
EP1S30F780I6N
Description
IC STRATIX FPGA 30K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S30F780I6N

Number Of Logic Elements/cells
32470
Number Of Labs/clbs
3247
Total Ram Bits
3317184
Number Of I /o
597
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S30F780I6N
Manufacturer:
ALTERA
Quantity:
996
Part Number:
EP1S30F780I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S30F780I6N
Manufacturer:
ALTERA
0
Figure 2–56. External Clock Outputs for Enhanced PLLs 11 & 12
Note to
(1)
Altera Corporation
July 2005
Counter
g 0
For PLL 11, this pin is CLK13n; for PLL 12 this pin is CLK7n.
Figure
From Internal
Logic or IOE
2–56:
Enhanced PLLs 11 and 12 support one single-ended output each (see
Figure
Therefore, to minimize jitter, do not place switching I/O pins next to this
output pin.
Stratix devices can drive any enhanced PLL driven through the global
clock or regional clock network to any general I/O pin as an external
output clock. The jitter on the output clock is not guaranteed for these
cases.
1.5-V HSTL Class II
1.8-V HSTL Class I
1.8-V HSTL Class II
SSTL-18 Class I
SSTL-18 Class II
SSTL-2 Class I
SSTL-2 Class II
SSTL-3 Class I
SSTL-3 Class II
AGP (1× and 2× )
CTT
Table 2–20. I/O Standards Supported for Enhanced PLL Pins (Part 2 of 2)
2–56). These outputs do not have their own VCC and GND signals.
I/O Standard
INCLK
v
v
v
v
v
v
v
v
v
v
v
Stratix Device Handbook, Volume 1
FBIN
v
v
v
v
v
v
v
v
v
v
v
Input
or CLK6n, I/O, PLL12_OUT (1)
PLLENABLE
CLK13n, I/O, PLL11_OUT
Stratix Architecture
EXTCLK
Output
v
v
v
v
v
v
v
v
v
v
v
2–95