CY8CTST200-24LQXI Cypress Semiconductor Corp, CY8CTST200-24LQXI Datasheet - Page 231
CY8CTST200-24LQXI
Manufacturer Part Number
CY8CTST200-24LQXI
Description
IC MCU 32K FLASH 24UQFN
Manufacturer
Cypress Semiconductor Corp
Series
TrueTouch™r
Datasheet
1.CY8CTST200-16LGXI.pdf
(308 pages)
Specifications of CY8CTST200-24LQXI
Program Memory Type
FLASH (32 kB)
Package / Case
24-WQFN Exposed Pad, 24-HWQFN
Applications
Touchscreen Controller
Core Processor
M8C
Controller Series
CY8CT
Ram Size
2K x 8
Interface
I²C, SPI, UART/USART, USB
Number Of I /o
20
Voltage - Supply
1.8 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Processor Series
CY8CTxx2xx
Core
M8C
Data Bus Width
8 bit
Data Ram Size
2 KB
Interface Type
I2C, SPI
Maximum Clock Frequency
24 MHz
Number Of Timers
3
Operating Supply Voltage
1.71 V to 5.5 V
Mounting Style
SMD/SMT
Program Memory Size
32 KB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
770-1000 - ISP 4PORT FOR CYPRESS PSOC MCU
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-2956
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY8CTST200-24LQXI
Manufacturer:
CY
Quantity:
487
- Current page: 231 of 308
- Download datasheet (3Mb)
21.3.43 CPU_BP
This register contains the base address value of the RAM data buffer.
In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below.
Always write reserved bits with a value of ‘0’. For additional information, refer to the
I2C Slave chapter.
Bit
4:0
PSoC CY8CTMG20x and CY8CTST200 TRM, Document No. 001-53603 Rev. *C
Individual Register Names and Addresses:
CPU_BP : 0,CDh
Access : POR
Bit Name
CPU Base Pointer[4:0]
Name
CPU Base Address Pointer Register
7
6
Description
This register value is completely controlled by I/O writes by the CPU. Firmware routines must set this
register. Similar to the I2C_BP_WR, the value of this register sets the starting address for the data
location being written to or read from. When this register is written, the current address pointer
CPU_CP is also updated with the same value. The first read or write from/to the I2C_ BUF register
starts at this address. The location of the data in subsequent read or writes is determined by the
CPU_CP register value, which auto increments after each read or write. Firmware makes certain that
the slave device always has valid data or the data is read before overwritten.
5
0,CDh
4
3
CPU Base Pointer[4:0]
Register Definitions on page 122
RW : 00
2
1
0,CDh
CPU_BP
0
in the
231
[+] Feedback
Related parts for CY8CTST200-24LQXI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CY8CTST200-24LQXIT
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
CY8CTST200-32LQXIT
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC MCU 32K FLASH 16-QFN
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC MCU 32K FLASH 32UQFN
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC MCU 32K FLASH 48-QFN
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC MCU 32K FLASH 48-SSOP
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC MCU 32K FLASH 48-QFN
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC MCU 32K FLASH 16-QFN
Manufacturer:
Cypress Semiconductor Corp
Part Number:
Description:
IC MCU 32K FLASH 48-SSOP
Manufacturer:
Cypress Semiconductor Corp
Part Number:
Description:
Manufacturer:
Cypress Semiconductor Corp
Datasheet: