MC68340AG16E Freescale Semiconductor, MC68340AG16E Datasheet - Page 262

no-image

MC68340AG16E

Manufacturer Part Number
MC68340AG16E
Description
IC MPU 32BIT 16MHZ 144-LQFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68340AG16E

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
144-LQFP
Controller Family/series
68K
Core Size
32 Bit
No. Of I/o's
16
Cpu Speed
16MHz
No. Of Timers
2
Embedded Interface Type
UART
Digital Ic Case Style
LQFP
Rohs Compliant
Yes
Processor Series
M683xx
Core
CPU32
Maximum Clock Frequency
16 MHz
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68340AG16E
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68340AG16E
Manufacturer:
FREESCALE
Quantity:
329
Part Number:
MC68340AG16E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68340AG16E
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68340AG16EB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor, Inc.
6.4.2 Dual-Address Mode
The dual-address DMA bus cycle transfers data between a device or memory and the
DMA internal holding register (DHR). In this mode, any operand transfer takes place in
two DMA bus cycles, one where a device is addressed and one where memory is
addressed. The data transferred during a dual-address operation is either read from the
data bus into the DHR or written from the DHR to the data bus.
Each DMA channel can each be programmed to operate in the dual-address transfer
mode. In this mode, the operand is read from the source address specified in the SAR and
placed in the DHR. The operand read may take up to four bus cycles to complete because
of differences in operand sizes of the source and destination. The operand is then written
to the address specified in the DAR. This transfer may also be up to four bus cycles long.
In this manner, various combinations of peripheral, memory, and operand sizes may be
used. See 6.7 Register Description for more information.
The dual-address transfers can be started by either the internal request mode or by an
external device using the DREQ input signal. When the external device uses DREQ , the
channel can be programmed to operate in either burst transfer mode or cycle steal mode.
6.4.2.1 DUAL-ADDRESS READ. During the dual-address read cycle, the DMA reads data
from a device or memory into the internal DHR. The device or memory is selected by the
address specified in the SAR, the source function codes in the FCR, and the source size
in the CCR. Data is read from the memory or peripheral and placed in the DHR when the
bus cycle is terminated. When the complete operand has been read, the SAR is
incremented by 0, 1, 2, or 4, according to the size and increment information specified by
the SSIZE and SAPI bits of the CCR. The DMA control signals ( DACK and DONE ) are
asserted in the source (read) cycle when the source device makes a request. See Figures
6-9 and 6-10 for timing diagrams of dual-address read for external burst and cycle steal
modes.
6-12
MC68340 USER’S MANUAL
MOTOROLA
For More Information On This Product,
Go to: www.freescale.com

Related parts for MC68340AG16E