MC68340AG16E Freescale Semiconductor, MC68340AG16E Datasheet - Page 51

no-image

MC68340AG16E

Manufacturer Part Number
MC68340AG16E
Description
IC MPU 32BIT 16MHZ 144-LQFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68340AG16E

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
144-LQFP
Controller Family/series
68K
Core Size
32 Bit
No. Of I/o's
16
Cpu Speed
16MHz
No. Of Timers
2
Embedded Interface Type
UART
Digital Ic Case Style
LQFP
Rohs Compliant
Yes
Processor Series
M683xx
Core
CPU32
Maximum Clock Frequency
16 MHz
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68340AG16E
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68340AG16E
Manufacturer:
FREESCALE
Quantity:
329
Part Number:
MC68340AG16E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68340AG16E
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68340AG16EB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
the sample window. If an input makes a transition during the window time period, the level
recognized by the MC68340 is not predictable; however, the MC68340 always resolves
the latched level to either a logic high or low before using it. In addition to meeting input
setup and hold times for deterministic operation, all input signals must obey the protocols
described in this section.
3.1.1 Bus Control Signals
The MC68340 initiates a bus cycle by driving the A31–A0, SIZx, FCx, and R/ W outputs. At
the beginning of a bus cycle, SIZ1 and SIZ0 are driven with FC3–FC0. SIZ1 and SIZ0
indicate the number of bytes remaining to be transferred during an operand cycle
(consisting of one or more bus cycles). Table 3-1 lists the encoding of the SIZx signal.
These signals are valid while AS is asserted. The R/ W signal determines the direction of
the transfer during a bus cycle. Driven at the beginning of a bus cycle, R/ W is valid while
AS is asserted. R/ W only transitions when a write cycle is preceded by a read cycle or
vice versa. The signal may remain low for consecutive write cycles. The RMC signal is
asserted at the beginning of the first bus cycle of a read-modify-write operation and
remains asserted until completion of the final bus cycle of the operation.
3-2
CLKOUT
EXT
The terms assert and negate are used throughout this section
to avoid confusion when dealing with a mixture of active-low
and active-high signals. The term assert or assertion indicates
that a signal is active or true independent of the level
represented by a high or low voltage. The term negate or
negation indicates that a signal is inactive or false.
Freescale Semiconductor, Inc.
For More Information On This Product,
Figure 3-1. Input Sample Window
MC68340 USER’S MANUAL
Go to: www.freescale.com
t su
NOTE
SAMPLE WINDOW
t h
MOTOROLA

Related parts for MC68340AG16E