UPD784026 Renesas Electronics Corporation., UPD784026 Datasheet - Page 35

• Manufacturer Part Number: UPD784026
• Description: 16/8-bit Single-chip Microcontrollers
• Manufacturer: Renesas Electronics Corporation.

Figure No.
17-19
17-20
17-21
17-22
17-23
17-24
17-25
17-26
17-27
17-28
17-29
17-30
17-31
18-1
18-2
18-3
18-4
19-1
19-2
19-3
19-4
19-5
19-6
20-1
20-2
20-3
20-4
20-5
20-6
20-7
20-8
20-9
20-10
20-11
20-12
20-13
20-14
20-15
20-16
Command ............................................................................................................................................
Data .....................................................................................................................................................
Acknowledge Signal ............................................................................................................................
Busy Signal and Ready Signal ...........................................................................................................
RELT, CMDT, RELD, CMDD Operation .............................................................................................
ACKT Operation ..................................................................................................................................
ACKE Operation ..................................................................................................................................
ACKD Operation .................................................................................................................................
BSYE Operation ..................................................................................................................................
Address Transmission from Master Device to Slave Device ............................................................
Command Transmission from Master Device to Slave Device .........................................................
Data Transmission from Master Device to Slave Device ..................................................................
Data Transmission from Slave Device to Master Device ..................................................................
Clock Output Function Configuration .................................................................................................
Clock Output Mode Register (CLOM) Format ...................................................................................
Clock Output Operation Timing ..........................................................................................................
One-Bit Output Port Operation ...........................................................................................................
External Interrupt Mode Register 0 (INTM0) Format ........................................................................
External Interrupt Mode Register 1 (INTM1) Format ........................................................................
Sampling Clock Selection Register (SCS0) Format ..........................................................................
Edge Detection for Pins P20, P25 and P26 ......................................................................................
P21 Pin Edge Detection .....................................................................................................................
Edge Detection for Pins P22 to P24 ..................................................................................................
Interrupt Control Registers (
Interrupt Mask Register (MK0, MK1L) Format ..................................................................................
In-Service Priority Register (ISPR) Format .......................................................................................
Interrupt Mode Control Register (IMC) Format .................................................................................
Watchdog Timer Mode Register (WDM) Format ...............................................................................
Program Status Word (PSWL) Format ..............................................................................................
Context Switching Operation by Execution of a BRKCS Instruction ................................................
Return from BRKCS Instruction Software Interrupt (RETCSB Instruction Operation) ....................
Non-Maskable Interrupt Request Acknowledgment Operations .......................................................
Interrupt Acknowledgment Processing Algorithm ..............................................................................
Context Switching Operation by Generation of an Interrupt Request ..............................................
Return from Interrupt that Uses Context Switching by Means of RETCS Instruction .....................
Examples of Processing When Another Interrupt Request is
Generated During Interrupt Processing .............................................................................................
Examples of Processing of Simultaneously Generated Interrupts ...................................................
Differences in Level 3 Interrupt Acknowledgment According to IMC Register Setting ....................
Differences between Vectored Interrupt and Macro Service Processing .........................................
ICn) ....................................................................................................
LIST OF FIGURES (9/11)
– xix –
Title
Page
461
461
462
463
464
464
465
466
467
472
473
474
475
479
481
482
483
486
487
488
489
490
491
503
506
508
509
510
512
513
515
519
520
521
523
526
527
528
511