AT83C51SND1C_03 ATMEL [ATMEL Corporation], AT83C51SND1C_03 Datasheet - Page 7

• Manufacturer Part Number: AT83C51SND1C_03
• Description: Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface
• Manufacturer: ATMEL [ATMEL Corporation]

4109E–8051–06/03
Table 3. Timer 0 and Timer 1 Signal Description
Table 4. Audio Interface Signal Description
Table 5. USB Controller Signal Description
Signal
Signal
Signal
Name
Name
Name
DOUT
DCLK
DSEL
SCLK
INT0
INT1
D+
T0
T1
D-
Type
Type
Type
I/O
I/O
O
O
O
O
I
I
I
I
Description
Timer 0 Gate Input
INT0 serves as external run control for timer 0, when selected by
GATE0 bit in TCON register.
External Interrupt 0
INT0 input sets IE0 in the TCON register. If bit IT0 in this register is set,
bit IE0 is set by a falling edge on INT0#. If bit IT0 is cleared, bit IE0 is
set by a low level on INT0#.
Timer 1 Gate Input
INT1 serves as external run control for timer 1, when selected by
GATE1 bit in TCON register.
External Interrupt 1
INT1 input sets IE1 in the TCON register. If bit IT1 in this register is set,
bit IE1 is set by a falling edge on INT1#. If bit IT1 is cleared, bit IE1 is
set by a low level on INT1#.
Timer 0 External Clock Input
When timer 0 operates as a counter, a falling edge on the T0 pin
increments the count.
Timer 1 External Clock Input
When timer 1 operates as a counter, a falling edge on the T1 pin
increments the count.
Description
DAC Data Bit Clock
DAC Audio Data
DAC Channel Select Signal
DSEL is the sample rate clock output.
DAC System Clock
SCLK is the oversampling clock synchronized to the digital audio data
(DOUT) and the channel selection signal (DSEL).
Description
USB Positive Data Upstream Port
This pin requires an external 1.5 KΩ pull-up to V
operation.
USB Negative Data Upstream Port
AT8xC51SND1C
DD
for full speed
Alternate
Function
Alternate
Function
Alternate
Function
P3.2
P3.3
P3.4
P3.5
-
-
-
-
-
-
7