HD6432160 RENESAS [Renesas Technology Corp], HD6432160 Datasheet - Page 399

• Manufacturer Part Number: HD6432160
• Description: Hitachi 16-Bit Single-Chip Microcomputer
• Manufacturer: RENESAS [Renesas Technology Corp]

15.4.2
In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the bit rate.
In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs
internal synchronization. Since receive data is latched internally at the rising edge of the 8th pulse
of the basic clock, data is latched at the middle of each bit, as shown in figure 15.3. Thus the
reception margin in asynchronous mode is determined by formula (1) below.
Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the
formula below.
However, this is only the computed value, and a margin of 20% to 30% should be allowed in
system design.
Internal
basic clock
Receive data
(RxD)
Synchronization
sampling timing
Data sampling
timing
M = {0.5 – 1/(2 × 16)} × 100
Receive Data Sampling Timing and Reception Margin in Asynchronous Mode
M = (0.5 –
Figure 15.3 Receive Data Sampling Timing in Asynchronous Mode
}
M: Reception margin (%)
N : Ratio of bit rate to clock (N = 16)
D : Clock duty (D = 0.5 to 1.0)
L : Frame length (L = 9 to 12)
F : Absolute value of clock rate deviation
0
2N
1
8 clocks
Start bit
) –
D – 0.5
N
16 clocks
7
[%] = 46.875 %
(1 + F) – (L – 0.5) F } × 100
15 0
D0
Rev. 2.0, 08/02, page 359 of 788
[%]
7
... Formula (1)
15 0
D1