AM79C970A Advanced Micro Devices, AM79C970A Datasheet - Page 147

• Manufacturer Part Number: AM79C970A
• Description: PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
• Manufacturer: Advanced Micro Devices

7
6
5
LNKSTE
RCVME
PSE
is passed to the LEDOUT signal
whenever full-duplex operation
on the AUI port is enabled
(both FDEN and AUIFD bits in
BCR9 are set to ONE). When the
GPSI port is active, a value of
ONE is passed to the LEDOUT
signal whenever full-duplex op-
eration on the GPSI port is en-
abled (FDEN bit in BCR9 is set
to ONE).
Read/Write accessible always.
FDLSE is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
Pulse Stretcher Enable. When
this bit is set to ONE, the LED illu-
mination time is extended so that
brief occurrences of the enabled
function will be seen on this LED
output. A value of ZERO disables
the pulse stretcher.
Read/Write accessible always.
PSE is set to ONE by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
Link Status Enable. When this bit
is set to ONE, a value of ONE will
be passed to the LEDOUT bit in
this register when the T-MAU op-
erating in half-duplex mode is in
Link Pass state. When the
T-MAU operating in half-duplex
mode is in Link Fail state, a value
of ZERO is passed to the
LEDOUT bit.
The function of this bit is masked
if the 10BASE-T port is operating
in full-duplex mode. This allows a
system to have separate LEDs
for half-duplex Link Status and
for full-duplex Link Status.
Read/Write accessible always.
LNKSTE is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
Receive Match Status Enable.
When this bit is set to ONE, a
value of ONE is passed to the
LEDOUT bit in this register
when the there is receive activity
on the network that has passed
the address match function
for
matching modes are included:
physical, logical filtering, broad-
cast and promiscuous.
this
node.
All
P R E L I M I N A R Y
address
Am79C970A
4
3
2
1
0
RXPOLE
XMTE
RCVE
COLE
JABE
Read/Write accessible always.
RCVME is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
Transmit Status Enable. When
this bit is set to ONE, a value of
ONE is passed to the LEDOUT
bit in this register when there is
transmit activity on the network.
Read/Write accessible always.
XMTE is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
Receive Polarity Status Enable.
When this bit is set to ONE, a
value of ONE is passed to the
LEDOUT bit in this register when
the polarity of the RXD pair is
not reversed.
Receive polarity indication is
valid only if the T-MAU is in link
pass state.
Read/Write accessible always.
RXPOLE
H_RESET and is not affected by
S_RESET or by setting the
STOP bit.
Receive Status Enable. When
this bit is set to ONE, a value of
ONE is passed to the LEDOUT
bit in this register when there is
receive activity on the network.
Read/Write accessible always.
RCVE
H_RESET and is not affected by
S_RESET or by setting the
STOP bit.
Jabber status Enable. When this
bit is set to ONE, a value of
ONE is passed to the LEDOUT
bit in this register when the
PCnet-PCI II controller is jabber-
ing on the network.
Read/Write accessible always.
JABE is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
Collision status Enable. When
this bit is set to ONE, a value of
ONE is passed to the LEDOUT
bit in this register when there is
collision activity on the network.
The activity on the collision
inputs to the AUI or GPSI ports
within the first 4 s after every
is
set
is
to
cleared
AMD
ONE
147
by
by