ORT8850H AGERE [Agere Systems], ORT8850H Datasheet - Page 49

no-image

ORT8850H

Manufacturer Part Number
ORT8850H
Description
Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
Manufacturer
AGERE [Agere Systems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ORT8850H
Manufacturer:
ST
Quantity:
50
Part Number:
ORT8850H-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ORT8850H-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ORT8850H-1BMN680C
Manufacturer:
LAT
Quantity:
150
Part Number:
ORT8850H-2BM680C
Manufacturer:
LATTICE
Quantity:
34
Part Number:
ORT8850H-2BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Data Sheet
August 2001
Agere Systems Inc.
Memory Map
Table 12. Memory Map Descriptions (continued)
tx mode of operation
tx e1 f2 e2 source select
tx s1 m0 source select
tx k1 k2 source select
tx d12~d9 source select
tx d8~d1 source select
a1 a2 error insert command
b1 error insert command
disable b1 insert
disable a1 insert
concat indication 12, 9, 6, 3
concat indication 11, 8, 5, 2,
10, 7, 4, 1
Bit/Register Name(S)
(continued)
82, 9a, b2, ca
Bit/Register
b5, cd [0:7]
b4, cc [0:3]
21, 39, 51,
69, 81, 99,
21, 39, 51,
69, 81, 99,
21, 39, 51,
69, 81, 99,
21, 39, 51,
69, 81, 99,
b1,c9 [4:0]
22, 3a, 52,
23, 3b, 53,
6b, 83, 9b,
23, 3b, 53,
6b, 83, 9b,
23, 3b, 53,
6b, 83, 9b,
23, 3b, 53,
6b, 83, 9b,
24, 3c, 54,
25, 3d, 55,
6d, 85, 9d,
6c, 84, 9c,
Location
b1, c9 [7]
b1, c9 [6]
b1, c9 [5]
b3, cb [0]
b3, cb [1]
b3, cb [2]
b3, cb [3]
(Hex)
[7:0]
6a,
Eight-Channel x 850 Mbits/s Backplane Transceiver
Register
Type
creg
creg
creg
creg
creg
creg
creg
sreg
sreg
Reset
Value
(Hex)
00
0
0
0
0
0
0
0
0
The value 1 in any bit location indicates that STS# is in CONCAT
mode. A 0 indicates that the STS in not in CONCAT mode, or is the
head of a concat group.
Tx mode of operation:
Other registers:
The error insertion is based on a rising edge detector. As such,
the control must be set to value 0 before trying to initiate a sec-
ond a1 a2 corruption.
The error insertion is based on a rising edge detector. As such,
the conrtol mustbe set to value 0 before trying to initiate a second
0
1
0
1
0
1
0
1
Insert TOH from serial ports on FPGA interface.
Pass through all TOH of parallel stream.
Insert TOH from serial ports on FPGA interface.
Pass through that particular TOH byte.
Do not insert error.
Insert error for number of frames in register hex 0C.
Do not insert error.
Insert error for 1 frame in B1 bits defined by register hex 0F.
Description
ORCA ORT8850 FPSC
49

Related parts for ORT8850H