H8S2110B RENESAS [Renesas Technology Corp], H8S2110B Datasheet - Page 488

no-image

H8S2110B

Manufacturer Part Number
H8S2110B
Description
Renesas 16-Bit Single-Chip Microcomputer Renesas H8S Family/H8S/2100 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Section 19 Power-Down Modes
Figure 19.2 shows an example of medium-speed mode timing.
19.4
The CPU makes a transition to sleep mode if the SLEEP instruction is executed when the SSBY
bit in SBYCR is cleared to 0 and the LSON bit in LPWRCR is cleared to 0. In sleep mode, CPU
operation stops but the peripheral modules do not stop. The contents of the CPU’s internal
registers are retained.
Sleep mode is exited by any interrupt, the RES pin, or the STBY pin.
When an interrupt occurs, sleep mode is exited and interrupt exception handling starts. Sleep mode
is not exited if the interrupt is disabled, or interrupts other than NMI are masked by the CPU.
Setting the RES pin level low cancels sleep mode and selects the reset state. After the oscillation
stabilization time has passed, driving the RES pin high causes the CPU to start reset exception
handling.
When the STBY pin level is driven low, sleep mode is cancelled and a transition is made to
hardware standby mode.
Rev. 2.00 Mar 21, 2006 page 450 of 518
REJ09B0299-0200
peripheral module clock
Bus master clock
Internal address bus
Internal write signal
φ
,
Sleep Mode
Figure 19.2 Medium-Speed Mode Timing
SBYCR
Medium-speed mode
SBYCR

Related parts for H8S2110B