OM11077 NXP Semiconductors, OM11077 Datasheet - Page 38

no-image

OM11077

Manufacturer Part Number
OM11077
Description
MODULE DIMM LPC2478 ARM7
Manufacturer
NXP Semiconductors
Datasheets

Specifications of OM11077

Accessory Type
Module Card
For Use With/related Products
ARM-57TS-LPC2478
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-4742
NXP Semiconductors
Table 38.
UM10237_4
User manual
Bit
0
1
2
3
4
Symbol
GPIOM
EMC Reset
Disable
EMC Burst
Control
MCIPWR
Active
Level
OSCRANGE
System Controls and Status register (SCS - address 0xE01F C1A0) bit description
[1]
[1]
3.3.2.1 Examples of AHB2 settings
3.4.1 System Controls and Status register (SCS - 0xE01F C1A0)
3.4 Other system controls and status flags
Value Description
0
1
0
1
0
1
0
1
0
1
Table 36.
Table 37.
[1]
Some aspects of controlling LPC2400 operation that do not fit into peripheral or other
registers are grouped here.
Bit
13:12
17:16
Bit
13:12
17:16
Sequence based on round-robin.
GPIO access mode selection.
GPIO ports 0 and 1 are accessed via APB addresses in a fashion
compatible with previous LPC2000 devices.
High speed GPIO is enabled on ports 0 and 1, accessed via addresses in
the on-chip memory range. This mode includes the port masking feature
described in the GPIO chapter.
External Memory Controller Reset Disable.
Both EMC resets are asserted when any type of reset event occurs. In this
mode, all registers and functions of the EMC are initialized upon any reset
condition.
Many portions of the EMC are only reset by a power-on or brown-out event,
in order to allow the EMC to retain its state through a warm reset (external
reset or watchdog reset). If the EMC is configured correctly, auto-refresh can
be maintained through a warm reset.
External Memory Controller burst control (implemented on device revisions
C and higher).
Burst enabled.
Burst disabled.
MCIPWR pin control.
The MCIPWR pin is low.
The MCIPWR pin is high.
Main oscillator range select.
The frequency range of the main oscillator is 1 MHz to 20 MHz.
The frequency range of the main oscillator is 15 MHz to 25 MHz.
Symbol
EP1
EP2
Symbol
EP1
EP2
Priority sequence (bit 0 = 0): Ethernet, CPU
Priority sequence (bit 0 = 0): Ethernet, CPU
Description Priority value nn
CPU
Ethernet
Description Priority value nn
Ethernet
CPU
Rev. 04 — 26 August 2009
10 (2)
01 (1)
00
00
Chapter 3: LPC24XX System control
Priority sequence
1
2
Priority sequence
2
1
[1]
[1]
UM10237
© NXP B.V. 2009. All rights reserved.
R/W
Access Reset
R/W
R/W
R/W
R/W
38 of 792
value
0
0
0
0
0

Related parts for OM11077