US38024-BAG1 Renesas Electronics America, US38024-BAG1 Datasheet - Page 188

no-image

US38024-BAG1

Manufacturer Part Number
US38024-BAG1
Description
DEV EVALUATION KIT H8/38024
Manufacturer
Renesas Electronics America
Series
H8®r
Type
MCUr
Datasheet

Specifications of US38024-BAG1

Contents
2G (Second-generation) Evaluation Board, HEW debugger support, Cable and CD-ROM
For Use With/related Products
H8/38024
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Section 6 ROM
6.7
There are two modes for programming/erasing of the flash memory; boot mode, which enables on-
board programming/erasing, and programmer mode, in which programming/erasing is performed
with a PROM programmer. On-board programming/erasing can also be performed in user
program mode. At reset-start in reset mode, the series of HD64F38024, HD64F38024R,
HD64F38124, and HD64F38122 changes to a mode depending on the TEST pin settings, P95 pin
settings, and input level of each port, as shown in table 6.7. The input level of each pin must be
defined four states before the reset ends.
When changing to boot mode, the boot program built into this LSI is initiated. The boot program
transfers the programming control program from the externally-connected host to on-chip RAM
via SCI3. After erasing the entire flash memory, the programming control program is executed.
This can be used for programming initial values in the on-board state or for a forcible return when
programming/erasing can no longer be done in user program mode. In user program mode,
individual blocks can be erased and programmed by branching to the user program/erase control
program prepared by the user.
Table 6.7
TEST
0
0
1
X: Don’t care
6.7.1
Table 6.8 shows the boot mode operations between reset end and branching to the programming
control program.
1. When boot mode is used, the flash memory programming control program must be prepared in
2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop
Rev. 8.00 Mar. 09, 2010 Page 166 of 658
REJ09B0042-0800
the host beforehand. Prepare a programming control program in accordance with the
description in section 6.8, Flash Memory Programming/Erasing.
bit, and no parity. The inversion function of TXD and RXD pins by the SPCR register is set to
“Not to be inverted,” so do not put the circuit for inverting a value between the host and this
LSI.
On-Board Programming Modes
Boot Mode
P95
1
0
X
Setting Programming Modes
P34
X
1
X
PB0
X
X
0
PB1
X
X
0
PB2
X
X
0
LSI State after Reset End
User Mode
Boot Mode
Programmer Mode

Related parts for US38024-BAG1