US38024-BAG1 Renesas Electronics America, US38024-BAG1 Datasheet - Page 366

no-image

US38024-BAG1

Manufacturer Part Number
US38024-BAG1
Description
DEV EVALUATION KIT H8/38024
Manufacturer
Renesas Electronics America
Series
H8®r
Type
MCUr
Datasheet

Specifications of US38024-BAG1

Contents
2G (Second-generation) Evaluation Board, HEW debugger support, Cable and CD-ROM
For Use With/related Products
H8/38024
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Section 10 Serial Communication Interface
Bit 4—Receive Enable (RE)
Bit 4 selects enabling or disabling of the start of receive operation.
Bit 4
RE
0
1
Notes: 1. Note that the RDRF, FER, PER, and OER flags in SSR are not affected when bit RE is
Bit 3—Reserved (MPIE)
It’s a reserved bit.
Bit 2—Transmit End Interrupt Enable (TEIE)
Bit 2 selects enabling or disabling of the transmit end interrupt request (TEI) if there is no valid
transmit data in TDR when MSB data is to be sent.
Bit 2
TEIE
0
1
Note: * TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to 0 in SSR, or by
Rev. 8.00 Mar. 09, 2010 Page 344 of 658
REJ09B0042-0800
2. In this state, serial data reception is started when a start bit is detected in asynchronous
clearing bit TEIE to 0.
cleared to 0, and retain their previous state.
mode or serial clock input is detected in synchronous mode. Be sure to carry out serial
mode register (SMR) settings to decide the reception format before setting bit RE to 1.
Description
Receive operation disabled *
Receive operation enabled *
Description
Transmit end interrupt request (TEI) disabled
Transmit end interrupt request (TEI) enabled *
2
1
(RXD32 pin is receive data pin)
(RXD32 pin is I/O port)
(initial value)
(initial value)

Related parts for US38024-BAG1