US38024-BAG1 Renesas Electronics America, US38024-BAG1 Datasheet - Page 396

• Manufacturer Part Number: US38024-BAG1
• Description: DEV EVALUATION KIT H8/38024
• Manufacturer: Renesas Electronics America
• Series: H8®r
• Type: MCUr

Specifications of US38024-BAG1

• Contents: 2G (Second-generation) Evaluation Board, HEW debugger support, Cable and CD-ROM
• For Use With/related Products: H8/38024
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Section 10 Serial Communication Interface
SCI3 operates as follows when transmitting data.
SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written
to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If
bit TIE in SCR3 is set to 1 at this time, a TXI request is made.
When clock output mode is selected, SCI3 outputs 8 serial clock pulses. When an external clock
is selected, data is output in synchronization with the input clock.
Serial data is transmitted from the TXD32 pin in order from the LSB (bit 0) to the MSB (bit 7).
When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data
from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, SCI3 sets bit
TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TEIE in SCR3
is set to 1 at this time, a TEI request is made.
After transmission ends, the SCK pin is fixed at the high level.
Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicates the data
Figure 10.12 shows an example of the operation when transmitting in synchronous mode.
Rev. 8.00 Mar. 09, 2010 Page 374 of 658
REJ09B0042-0800
TDRE
TEND
LSI
operation
User
processing
Serial
clock
Serial
data
Figure 10.12 Example of Operation when Transmitting in Synchronous Mode
reception status is set to 1. Check that these error flags are all cleared to 0 before a
transmit operation.
TXI request
Bit 0
Bit 1
TDRE cleared
to 0
Data written
to TDR
1 frame
TXI request
Bit 7
Bit 0
Bit 1
1 frame
Bit 6
TEI request
Bit 7