EP9301-CQZ Cirrus Logic Inc, EP9301-CQZ Datasheet - Page 240

IC ARM9 SOC PROCESSOR 208LQFP

EP9301-CQZ

Manufacturer Part Number
EP9301-CQZ
Description
IC ARM9 SOC PROCESSOR 208LQFP
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9301-CQZ

Core Size
16/32-Bit
Peripherals
AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
Core Processor
ARM9
Speed
166MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
Number Of I /o
19
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 5x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
208-TQFP, 208-VQFP
Controller Family/series
(ARM9)
No. Of I/o's
19
Ram Memory Size
16MB
Cpu Speed
166MHz
No. Of Timers
4
Digital Ic Case Style
TQFP
Embedded Interface Type
SPI
Rohs Compliant
Yes
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
 Details
Other names
598-1136

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9301-CQZ
Manufacturer:
CIRRUS
Quantity:
3 390
Part Number:
EP9301-CQZ
Quantity:
1
Part Number:
EP9301-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9301-CQZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
EP9301-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
7
7-58
Raster Engine With Analog/LCD Integrated Timing and Interface
EP93xx User’s Guide
C:
M:
M3
C3
0
0
0
X
1
0
0
0
0
0
C2
M2
X
0
1
1
1
0
0
0
0
1
Table 7-13. Color Mode Definition Table
Table 7-14. Blink Mode Definition Table
M1
C1
0
0
0
1
X
0
0
1
1
0
Copyright 2007 Cirrus Logic
Writing a Dual Scan value to this bit selects whether the
display is used in single scan mode, or dual scan mode
where the display is divided into a ‘top’ half and a ‘bottom’
half. In dual scan mode, the video frame buffer in SDRAM
must be organized such that ‘top’ and ‘bottom’ pixels
alternate in consecutive locations. ‘Top’ and ‘bottom’ pixels
are fetched and input to the Raster Engine’s video
pipeline. The output shifter is set up to drive the top and
bottom half screen data at the same time. Dual scan mode
is intended for passive matrix LCD screens that require
both halves of the screen to be scanned out at the same
time. However, dual scan mode could also be used to
drive two separate synchronized displays, each with
different data.
0 - Single Scan (full page)
1 - Dual Scan (two half pages)
Color - Read/Write
The Color Mode is specified by selecting a value from
Table 7-13
Mode - Read/Write
The Blink Mode is specified by selecting a value from
Table 7-14
C0
M0
X
0
0
1
0
0
1
0
1
0
and writing it to this field.
and writing it to this field.
Blink to background register Value
Pixels ANDed with Blink Mask
Pixels ORed with Blink Mask
Grayscale Palettes Enabled
Triple 8 bits per channel
XORed with Blink Mask
16-bit 565 color mode
16-bit 555 color mode
Blink Mode Disabled
Use LUT Data
Color Mode
Blink Mode
DS785UM1

Related parts for EP9301-CQZ