EP9301-CQZ Cirrus Logic Inc, EP9301-CQZ Datasheet - Page 541

• Manufacturer Part Number: EP9301-CQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9301-CQZ

• Core Size: 16/32-Bit
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Core Processor: ARM9
• Speed: 166MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Number Of I /o: 19
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 208-TQFP, 208-VQFP
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 166MHz
• No. Of Timers: 4
• Digital Ic Case Style: TQFP
• Embedded Interface Type: SPI
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1136

UART1LinCtrlHigh
DS785UM1
31
15
Address:
Default:
Definition:
Bit Descriptions:
UART1 Line Control Register High. UART1LinCtrlHigh, UART1LinCtrlMid and
UART1LinCtrlLow form a single 23-bit wide register (UART1LinCtrl) which is updated on a
single write strobe generated by an UART1LinCtrlHigh write. In order to internally update the
contents of UART1LinCtrlMid or UART1LinCtrlLow, a UART1LinCtrlHigh write must always
be performed at the end.
To update the three registers there are two possible sequences:
To update UART1LinCtrlLow or UART1LinCtrlMid only:
30
14
• UART1LinCtrlLow write, UART1LinCtrlMid write and UART1LinCtrlHigh write
• UART1LinCtrlMid write, UART1LinCtrlLow write and UART1LinCtrlHigh write.
• UART1LinCtrlLow write (or UART1LinCtrlMid write) and UART1LinCtrlHigh write.
29
13
28
12
FE:
0x808C_0008 - Read/Write
0x0000_0000
RSVD:
WLEN:
RSVD
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
Framing Error. When this bit is set to 1, it indicates that the
received character did not have a valid stop bit (a valid
stop bit is “1”). This bit is cleared to 0 by a write to
UART1RXSts. In FIFO mode, this error is associated with
the character at the top of the FIFO.
Reserved. Unknown During Read.
Number of bits per frame:
11 = 8 bits
10 = 7 bits
01 = 6 bits
00 = 5 bits
24
8
RSVD
23
7
UART1 With HDLC and Modem Control Signals
22
6
WLEN
21
5
FEN
20
4
STP2
19
3
EP93xx User’s Guide
EPS
18
2
PEN
17
1
14-19
BRK
16
0
14