EP9301-CQZ Cirrus Logic Inc, EP9301-CQZ Datasheet - Page 372

• Manufacturer Part Number: EP9301-CQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9301-CQZ

• Core Size: 16/32-Bit
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Core Processor: ARM9
• Speed: 166MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Number Of I /o: 19
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 208-TQFP, 208-VQFP
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 166MHz
• No. Of Timers: 4
• Digital Ic Case Style: TQFP
• Embedded Interface Type: SPI
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1136

9
BMSts
9-70
1/10/100 Mbps Ethernet LAN Controller
EP93xx User’s Guide
31
15
Address:
Chip Reset:
Soft Reset:
Definition:
Bit Descriptions:
30
14
29
13
28
12
RxEn:
0x8001_0084 - Read Only
0x0000_0000
0x0000_0000
Bus Master Status Register
RSVD:
TxAct:
TP:
RSVD
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
Receive Enable. Writing a one to Receive Enable causes
receive DMA transfers to be enabled. This is reflected in
RxAct (Bus Master Status) being set. This bit is an act-
once-bit and will clear automatically when the enable is
complete. The first time the RxEn bit is set following a
AHB reset, or a RxChRes, the MAC performs a receive
channel initialization. During this initialization the RXDEnq,
and RXStsEnq registers are cleared and the endpoints of
the Receive Descriptor and Status Queues are calculated.
When the initialization is complete, the RxAct (BMSts) is
set.
Reserved. Unknown During Read.
Transmit Active. When this bit is set, the channel is active
and may be in the process of transferring transmit data.
Following a TxDisable Command (Bus Master Control),
when transfers have been halted, this bit is cleared.
Transfer Pending. When the Manual Transfer bit (BMCtl) is
set, the Transfer Pending bit is set, until all internal FIFOs
have either been active for a DMA transfer, or have been
determined to be inactive (that is, empty transmit status
FIFO).
24
8
RSVD
TxAct
23
7
22
6
RSVD
21
5
TP
20
4
RxAct
19
3
18
2
QID
17
1
DS785UM1
16
0