EP9301-CQZ Cirrus Logic Inc, EP9301-CQZ Datasheet - Page 417

• Manufacturer Part Number: EP9301-CQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9301-CQZ

• Core Size: 16/32-Bit
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Core Processor: ARM9
• Speed: 166MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Number Of I /o: 19
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 208-TQFP, 208-VQFP
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 166MHz
• No. Of Timers: 4
• Digital Ic Case Style: TQFP
• Embedded Interface Type: SPI
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1136

PPALLOC
DS785UM1
31
15
Address:
Definition:
Bit Descriptions:
Note:
30
14
allocation for both a transmit channel and a receive channel.
Two channels cannot be programmed to serve the same port since, in the case of an
erroneous software write operation, the lower channel number is given priority. For
example, if software writes the value 0x01 to Channel 0 Tx PPALLOC[3:0], and also writes
this same value to Channel 2 Tx PPALLOC[3:0], then the Channel 0 Tx will be configured
for Port 0 and Channel 2 will not function correctly.
The PPALLOC register must be written to before a channel is enabled. If this is not done,
then the default allocation of the ports will be used.
PPALLOC:Table
29
13
28
12
ABORT:
ICE:
Channel Base Address + 0x0008 - Read/Write
This is the Peripheral Port Allocation register used to configure the internal
M2P channel programmability. It is possible to program a channels use on one
of a number of different peripherals.
There can be 20 external peripherals - 10 Tx and 10 Rx - connected to the 20
“ports” of the DMA. The 10 internal M2P DMA channels can serve 10 of these
ports at one time.
RSVD:
27
11
10-5,
26
10
Table
RSVD
Copyright 2007 Cirrus Logic
25
9
10-6, and
This bit determines how the DMA Channel State machine
behaves while in the NEXT state and in receipt of a
peripheral error, indicated on RxEnd/TxEnd. This bit is
ignored when ICE is set.
0 - NEXT -> ON state, effectively ignoring the error.
1 - NEXT -> STALL state, effectively disabling the channel.
No STALLInt interrupt is set for this condition.
Ignore Channel Error bit. Setting this bit results in
suppression of the generation of the ChErrorInt interrupt
and does not result in buffer termination. This bit may be
set for data streams whereby the end user is tolerant to
occasional bit errors.
Reserved. Unknown During Read.
24
8
RSVD
Table 10-7
23
7
22
6
give the PPALLOC decode for the port
21
5
20
4
19
3
EP93xx User’s Guide
18
2
PPALLOC
DMA Controller
17
1
10-23
16
0
10