EP9301-CQZ Cirrus Logic Inc, EP9301-CQZ Datasheet - Page 782

IC ARM9 SOC PROCESSOR 208LQFP

EP9301-CQZ

Manufacturer Part Number
EP9301-CQZ
Description
IC ARM9 SOC PROCESSOR 208LQFP
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9301-CQZ

Core Size
16/32-Bit
Peripherals
AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
Core Processor
ARM9
Speed
166MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
Number Of I /o
19
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 5x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
208-TQFP, 208-VQFP
Controller Family/series
(ARM9)
No. Of I/o's
19
Ram Memory Size
16MB
Cpu Speed
166MHz
No. Of Timers
4
Digital Ic Case Style
TQFP
Embedded Interface Type
SPI
Rohs Compliant
Yes
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
 Details
Other names
598-1136

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9301-CQZ
Manufacturer:
CIRRUS
Quantity:
3 390
Part Number:
EP9301-CQZ
Quantity:
1
Part Number:
EP9301-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9301-CQZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
EP9301-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
27
IDEMDMAOp
IDEUDMAOp
27-12
IDE Interface
EP93xx User’s Guide
31
15
31
15
Address:
Default:
Definition:
Bit Descriptions:
Address:
Note: At most, one of the above 3 bits should be set to 1 at any time. If more than one is set, the
30
14
30
14
results will be unpredictable, and the data invalid.
29
13
29
13
28
12
28
12
MODE:
WST:
0x800A_0008 Read/Write
0x0000_0000
IDE MDMA Configuration Register.
RSVD:
MEN:
RWOP:
0x800A_000C - Read/Write
27
27
11
11
26
10
26
10
Copyright 2007 Cirrus Logic
25
25
9
9
Speed mode number. (0 to 4 defined for PIO, 0 to 2
defined for MDMA, 0 to 4 defined for UDMA).
Wait State for Turn. Number of HCLK cycles to hold the
data bus after a PIO write operation.
Reserved. Unknown during read, ignored during write.
Enable Multiword DMA operation.
1 - to start MDMA
0 - to terminate MDMA by the host.
Read or write operation selection:
0 - Read
1 - Write.
RSVD
RSVD
24
24
8
8
RSVD
RSVD
23
23
7
7
22
22
6
6
21
21
5
5
20
20
4
4
19
19
3
3
18
18
2
2
RWOP
RWOP
17
17
1
1
DS785UM1
MEN
UEN
16
16
0
0

Related parts for EP9301-CQZ