tmxf28155 ETC-unknow, tmxf28155 Datasheet - Page 247

no-image

tmxf28155

Manufacturer Part Number
tmxf28155
Description
Tmxf28155 Super Mapper 155/51 Mbits/s Sonet/sdh X28/x21 Ds1/e1
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmxf281553BAL3C
Manufacturer:
DSP
Quantity:
5
Preliminary Data Sheet
May 2001
12 28-Channel Framer Registers
Table 309. FRM_FGR5, Framer Global Register 5 (COR)
12.3 Performance Monitor Global Registers
Table 310. FRM_PMGR1_B, Performance Monitor Global Register 1_B (R/W)
* P = 0x0 for the receive path, and P = 0x1 for the transmit path.
Table 311. FRM_PMGR1, Performance Monitor Global Register 1 (COR)
* P = 0x0 for the receive path, and P = 0x1 for the transmit path.
Agere Systems Inc.
Address*
0x80P20
Address*
0x80P30
Address
0x80015
14:13
12:0
15:2
Bit
15
Bit
1
0
15:12
11:0
Bit
FRM_CT125[12:0] Framer Terminal Count. This is the terminal count for an inter-
FRM_PTRNBER Test-Pattern Bit Error. A 1 indicates the receive framer pattern
FRM_SEC_SEL
FRM_DETECT
FRM_TPSSEI[28:17] Transmit Path System Synchronization Error Inter-
Name
Name
Name
Reserved. Must write to 0.
Test-Pattern Detect. A 1 indicates the pattern detector has
locked onto the pattern specified by the FRM_PTRN_SEL[3:0]
(Table
detector. See O.151 Section 2. Both framed and unframed test-
pattern generation/detection are supported.
detector has found one or more single-bit errors in the pattern
that it is currently locked on to. There is only one test-pattern
BER counter for all links.
Framer PMRESET Source. The source of the performance
monitoring interval (generally one second) may be selected to
be internal to the framer block or external to the framer block.
0 = External.
1 = Internal.
Reserved. Must write to 0.
nal 125 s timer that is multiplied by 8000 to determine the inter-
nal performance monitoring interval. This count is based on the
TDM clock speed. The default count is based on a 51.84 MHz
clock. This terminal count is calculated by the following equa-
tion.
Timer terminal count = (125 s)(f
(continued)
324) configuration bits. There is only one test-pattern
Reserved. Must write to 0.
rupt.
1 = Indicates a transmit path system synchronization
error on links 28 to 17.
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Function
Function
Function
TDM clock
TMXF28155/51 Super Mapper
).
000000000
Default
Reset
Default
Default
000
000
0x1950
0x0000
Reset
Reset
000
0
0
0
247

Related parts for tmxf28155