tmxf28155 ETC-unknow, tmxf28155 Datasheet - Page 487

no-image

tmxf28155

Manufacturer Part Number
tmxf28155
Description
Tmxf28155 Super Mapper 155/51 Mbits/s Sonet/sdh X28/x21 Ds1/e1
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmxf281553BAL3C
Manufacturer:
DSP
Quantity:
5
Preliminary Data Sheet
May 2001
21 28-Channel Framer Block Functional Description
In transparent framing mode 1, the receive framer is forced not to reframe on the receive line data. Other than bipo-
lar violations and unframed AIS monitoring there is no processing of the receive line data. The receive framer will
insert the 193rd bit of the receive line data into bit 8 of time slot 1 of the transmit system data.
Bit 8 of time slot 1 of the receive system interface is inserted as the 193rd data bit into the transmit line data.
Transparent framing mode 1 is selected by setting FRM_LNK_TRANSP (
(Table
In transparent framing mode 2, the receive framer functions normally on receive line data. All normal monitoring of
receive line data is performed and data is passed to the transmit CHI as programmed. The receive framer will
insert the extracted framing bit of the receive line data into bit 8 of time slot 1 of the transmit system data. The
remaining bits in time slot 1 are set to 0.
Bit 8 of time slot 1 of the receive system interface is inserted in the transmit line framing bit position.
Transparent framing mode 2 is selected by setting FRM_LNK_TRANSP (
priate framing mode with FRM_MODE[3:0]
21.5 CEPT 2.048 Basic Frame Structure Transparent Framing Format
The transmit framer can be programmed to transparently transmit 256 bits of CHI system data to the line. The
transmit framer must be programmed to transparent framing mode 1 .
In transparent mode, the transmit framer transmits all 256 bits of the system payload unmodified to the line. Time
slot 1 of the CHI system interface, determined by the system frame sync signal, is inserted into the FAS/NOTFAS
time slot of the transmit line interface.
Frame integrity is maintained in both the transmit and receive framer sections.
In transparent framing mode 1, the receive framer is forced not to reframe on the receive line data. Other than bipo-
lar violations and unframed AIS monitoring, there is no processing of the receive line data. The entire receive line
payload is transmitted unmodified to the CHI.
Transparent framing mode 1 is selected by setting FRM_LNK_TRANSP (
(Table
In transparent framing mode 2, the receive framer functions normally on the receive line data. All normal monitoring
of receive line data is performed and data is transmitted to the CHI as programmed.
Transparent framing mode 2 is selected by setting FRM_LNK_TRANSP (
priate framing mode with FRM_MODE[3:0]
Agere Systems Inc.
TIME-SLOT 1
422) to 1000 (nonalign 193rd bit).
422) to 0000 (non-align 256th bit).
TIME-SLOT 1
TIME -SLOT 2 TIME-SLOT 3
TIME-SLOT 2 TIME-SLOT 3
Figure 59. CEPT Transparent Frame Structure
(Table
(Table
422).
422).
TIME-SLOT 31 TIME-SLOT 32
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
TIME-SLOT 31 TIME-SLOT 32
Table
Table
Table
Table
(continued)
TMXF28155/51 Super Mapper
421) to 1 and FRM_MODE[3:0]
421) to 1 and selecting the appro-
421) to 1 and FRM_MODE[3:0]
421) to 1 and selecting the appro-
32 TIME-SLOT CHI FRAME
32 TIME-SLOT LINE FRAME
5-5988(F)
487

Related parts for tmxf28155