tmxf28155 ETC-unknow, tmxf28155 Datasheet - Page 279

no-image

tmxf28155

Manufacturer Part Number
tmxf28155
Description
Tmxf28155 Super Mapper 155/51 Mbits/s Sonet/sdh X28/x21 Ds1/e1
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmxf281553BAL3C
Manufacturer:
DSP
Quantity:
5
Preliminary Data Sheet
May 2001
12 28-Channel Framer Registers
Table 385. FRM_PMLR4, Performance Monitor Link Register 4 (COR) (continued)
* See
Agere Systems Inc.
Address*
0x8LP83
Table 381
for values of L and P .
Bit
8
7
6
FRM_SA600X1E Sa6 = 00x1 Event. This bit indicates detection of an Sa6 = 00x1
FRM_SA6001XE Sa6 = 001x Event. This bit indicates detection of an Sa6 = 001x
FRM_RAI
Name
Remote Alarm Indication. A 1 indicates the receive framer
detected a remote (yellow) alarm or detected an RAI indication
on the TDM bus from the mapper.
D4: Bit 2 of all time slots is a 0 for one frame. ( ANSI T1.403 sec-
tion 9.1.)
DDS: Bit 6 of time slot 24 is a 0 for 12 frames.
ESF: Option 0: An alternating pattern of eight ones followed by
eight zeros in the ESF data link for 10 consecutive times. ( ANSI
T1.403 section 9.1.)
Option 1: A pattern of all ones in the ESF data link for 10 con-
secutive times.
CEPT Basic Frame: RAI is activated when bit 3 of the NOTFAS
frame is 1 RAC consecutive times. RAI is deactivated when bit 3
of the NOTFAS frame is a 0 RDC consecutive times. RAI activa-
tion count (RAC) and RAI deactivation count (RDC) are provi-
sionable in
Monitor Global Register 3 (R/W) on page
Option 0: Bit 3 of the NOTFAS frame is a 1 one consecutive
time. RAI is inactive when bit 3 is set to a 0.
Option 1: RAI is set on three consecutive ones and deactivated
on three consecutive zeros.
Option 2: Bit 3 of the NOTFAS frame is a 1 four consecutive
times. RAI is inactive when bit 3 is set to a 1 in less than two
consecutive occasions. (O.162 section 2.1.4.)
Option 3: RAI is set on five consecutive ones and deactivated
on five consecutive zeros. (ETS 300.417-1-1.)
CEPT CRC-4 Multiframe: Reception of 1 bit A with a content of
1. (G.965 section 16.1.2)
event. The Sa6 code is detected synchronously to the CRC-4
multiframe and is not counted during loss of CRC-4 multiframe
alignment. This detection is not qualified by Sa5 = 1, unlike bits
6 and 8 of
Monitor Link Register 13 (COR) on page
event. The Sa6 code is detected synchronously to the CRC-4
multiframe and is not counted during loss of CRC-4 multiframe
alignment. This detection is not qualified by Sa5 = 1, unlike bits
7 and 8 of
(continued)
Section Table 394. FRM_PMLR13, Performance
Table 394
Section Table 313. FRM_PMGR3, Performance
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
.
Function
TMXF28155/51 Super Mapper
286.
248.
Default
Reset
0
0
0
279

Related parts for tmxf28155