MC912DG128ACPV Freescale Semiconductor, MC912DG128ACPV Datasheet - Page 363

no-image

MC912DG128ACPV

Manufacturer Part Number
MC912DG128ACPV
Description
IC MCU 128K FLASH 8MHZ 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC912DG128ACPV

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
CAN, I²C, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
69
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC912DG128ACPV
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912DG128ACPV
Manufacturer:
FREE
Quantity:
20 000
Part Number:
MC912DG128ACPV 5K91D
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC912DG128ACPVE
Manufacturer:
MICREL
Quantity:
9 982
Part Number:
MC912DG128ACPVE
Manufacturer:
FREESCALE
Quantity:
1 200
Part Number:
MC912DG128ACPVE
Manufacturer:
FREESCALE
Quantity:
1 970
Part Number:
MC912DG128ACPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912DG128ACPVE
Manufacturer:
FREESCALE
Quantity:
1 970
Part Number:
MC912DG128ACPVER
Manufacturer:
STM
Quantity:
1 244
Part Number:
MC912DG128ACPVER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
18.13.11 msCAN12 Receive Error Counter (CRXERR)
18.13.12 msCAN12 Transmit Error Counter (CTXERR)
18.13.13 msCAN12 Identifier Acceptance Registers (CIDAR0–7)
MC68HC912DT128A — Rev 4.0
MOTOROLA
CTXERR
CRXERR
$010F
$010E
RESET
RESET
W
W
R
R
NOTE:
RXERR7
TXERR7
Bit 7
Bit 7
0
0
This register reflects the status of the msCAN12 receive error counter.
The register is read only.
This register reflects the status of the msCAN12 transmit error counter.
The register is read only.
Both error counters must only be read when in SLEEP or SOFT_RESET
mode.
On reception each message is written into the background receive
buffer. The CPU is only signalled to read the message however, if it
passes the criteria in the identifier acceptance and identifier mask
registers (accepted); otherwise, the message will be overwritten by the
next message (dropped).
The acceptance registers of the msCAN12 are applied on the IDR0 to
IDR3 registers of incoming messages in a bit by bit manner.
For extended identifiers all four acceptance and mask registers are
applied. For standard identifiers only the first two (CIDMR0/1 and
CIDAR0/1) are applied. In the latter case it is required to program the
three last bits (AM2 – AM0) in the mask register CIDMR1 to ‘don’t care’.
RXERR6
TXERR6
Freescale Semiconductor, Inc.
6
0
6
0
For More Information On This Product,
RXERR5
TXERR5
Go to: www.freescale.com
5
0
5
0
MSCAN Controller
RXERR4
TXERR4
4
0
4
0
RXERR3
TXERR3
3
0
3
0
Programmer’s Model of Control Registers
RXERR2
TXERR2
2
0
2
0
RXERR1
TXERR1
1
0
1
0
MSCAN Controller
Technical Data
RXERR0
TXERR0
Bit 0
Bit 0
0
0
363

Related parts for MC912DG128ACPV